WEBVTT

00:00.150 --> 00:06.600
Let us start with the first behavioral construct, right, so that is NFL Steve Mirek to the typical

00:06.600 --> 00:08.800
format that we have for events like this.

00:08.800 --> 00:12.570
So first process is a mandatory date without process.

00:12.600 --> 00:15.890
We cannot use the behavioral construct, right.

00:15.900 --> 00:19.960
So as we proceed with the process, we will be adding a begin, right?

00:19.960 --> 00:23.760
So this is the immediate construct that you need to add after a process.

00:24.420 --> 00:28.350
And since you have started the process, you need to end it right?

00:28.650 --> 00:31.950
So in between, we need to add the behavioral construct, right?

00:31.950 --> 00:35.130
So the format for a fellow treatment is like this.

00:35.130 --> 00:37.020
So we start with Dave, right?

00:37.140 --> 00:43.410
So if you have only two conditions, right, so if then you add a condition, then you need to add,

00:43.410 --> 00:44.070
then right.

00:44.070 --> 00:50.900
So this is the typical format that we have for the if else, in the VHA, right?

00:50.910 --> 00:51.840
So if then?

00:52.740 --> 00:58.650
So this allows us to specify a single treatment or multiple treatment between then, right?

00:58.890 --> 01:03.720
So we could add on multiple treatment over here or the single treatment where you write to as soon as

01:03.720 --> 01:10.380
we finish adding all the expression that you want to evaluate when the condition evaluates to true,

01:10.650 --> 01:18.030
we could just add alt right and then specify the multiple thing or a single treatment that you want

01:18.030 --> 01:25.280
to evaluate when this condition is not right since we have started, if we need to end, right.

01:25.800 --> 01:29.010
So this is the format that we have for if it's right.

01:29.010 --> 01:34.620
So whenever we have a two conditions, whenever we have a multiple condition, so we if we implement

01:34.620 --> 01:35.190
them later.

01:35.210 --> 01:43.380
So if the first condition, then we add a single or multiple treatment, then we add LS if right.

01:43.380 --> 01:46.920
So this is not e l c i f right.

01:46.920 --> 01:48.540
So it is l separate.

01:48.750 --> 01:52.200
So this is how we add the next expression.

01:52.350 --> 01:53.220
Then again.

01:53.790 --> 01:54.180
OK.

01:54.210 --> 01:58.770
So you go down like in single or multiple statement and then we have an L.

01:58.770 --> 02:01.740
So here also we could add single or a multiple student.

02:02.010 --> 02:06.330
And since we have started the f block, we will just be ending a grade.

02:06.330 --> 02:11.790
So there is a space between and if right, so similar to any process, we have an end.

02:12.010 --> 02:12.110
Right.

02:12.120 --> 02:17.010
So this is the format that we have for if treatment with a multiple condition, right?

02:17.010 --> 02:22.230
So what we're going to do is let's try to consider the demonstration of this with an example.

02:22.240 --> 02:25.110
So first, let's try to implement twist one Max.

02:25.120 --> 02:30.660
OK, so we have an idea about this and then we proceed to implement full list one mock three.

02:30.900 --> 02:34.490
So there we could understand this more clearly, right?

02:34.510 --> 02:41.220
So we go back to what we were doing and try to understand how we use this with a combination, as well

02:41.220 --> 02:42.690
as sequential second rate.

02:42.710 --> 02:45.300
So here we have already created absolute score.

02:45.390 --> 02:51.270
OK, we are planning to work within standard and this cold logic type, so we need to include this package,

02:51.270 --> 02:51.510
right?

02:52.260 --> 02:56.010
ABCD right to e be representative.

02:56.700 --> 03:03.840
Two data inputs for our two to one max, which is of size, single bit rate and the direction is input

03:03.840 --> 03:04.140
rate.

03:04.860 --> 03:08.550
Then we have a select right to select is the control input.

03:08.550 --> 03:16.130
So depending on the value that we have or select OK, one of an input will be connected to output y.

03:16.140 --> 03:20.760
So in a case when selected, zero right to select is zero.

03:20.790 --> 03:24.480
We will be connecting a Y to E!

03:24.900 --> 03:27.810
OK, and we will be connecting Y to the right.

03:28.170 --> 03:33.810
And then we have an output which again have a theme size what we have for our input, right?

03:34.110 --> 03:36.060
So we b represent our data input.

03:36.060 --> 03:39.510
Y represent data output and select represent controlling.

03:39.510 --> 03:45.900
But right now we proceed to to add the behavioral modeling, save the first construct that we need to

03:45.900 --> 03:47.100
address process block.

03:47.100 --> 03:50.880
Right now, our system is the combination of the circuit, right?

03:50.880 --> 03:53.430
So we need to include all the input in a process.

03:53.730 --> 03:58.200
So we start with B B and then we add select.

03:58.310 --> 03:58.590
Right.

03:58.590 --> 04:02.720
So here we have three input port e b and select.

04:02.760 --> 04:05.280
We have added all of them in process block.

04:05.290 --> 04:07.680
So this is how we implement the combination.

04:07.700 --> 04:12.390
A circuit right off to you correctly specify the sensitivity list to start a beginning.

04:12.550 --> 04:12.840
Right.

04:13.050 --> 04:17.050
And since we have started, the process will just be ending a process.

04:17.050 --> 04:19.060
So space process.

04:19.060 --> 04:22.110
So you could also provide the name to the process block, right?

04:22.110 --> 04:27.660
So we'll just be naming this sense of calm cross rate.

04:27.960 --> 04:34.770
And then this is how you provide the name to a process in the case you have a multiple process in your

04:35.010 --> 04:35.730
architecture.

04:35.760 --> 04:41.340
Right now, we want to use it failed to implement our two to one max, right?

04:41.340 --> 04:43.300
So we only have a two conditions.

04:43.300 --> 04:47.700
So we've selected zero who will be connected to ALS y will be connected to be great.

04:47.700 --> 04:48.930
So we proceed like this.

04:48.930 --> 04:54.420
If OK, then we are the conditions they've select as equals to C2 right then.

04:54.690 --> 04:58.320
OK, so this is the format that we have for and if so, why?

04:58.320 --> 04:59.730
Why represent our output?

05:00.010 --> 05:05.560
So to assign a value to it, we need to use the signal assignment operator right, the will be close

05:05.560 --> 05:06.760
to eight eight.

05:06.770 --> 05:13.120
So this is the only thing that we need to do when selected zero vehicle item multiple statement here

05:13.120 --> 05:13.410
also.

05:13.420 --> 05:20.920
So if you have multiple output, OK, then you could also add that over here, right else, OK?

05:20.960 --> 05:25.620
Else y will be equal to be right.

05:26.170 --> 05:30.540
Since we have started and if blocks that will just be adding a nephew, right?

05:30.550 --> 05:36.580
So this is how we use a fence block to implement a combination of the circuit, right?

05:36.580 --> 05:43.330
So if you just see the code and try to analyze the schematic that has been invoked with this code because

05:43.390 --> 05:50.560
we could just go to an ideal analysis, I click on schematic right, we should be getting the to one

05:50.560 --> 05:50.790
max.

05:50.850 --> 05:54.940
If that is the case, we correctly able to implement our system, right?

05:54.940 --> 05:58.270
So here you be able to invoke an ideal max right?

05:58.570 --> 06:04.840
And the two data inputs are connected to the to input pin that we have on and max and select line is

06:04.840 --> 06:06.310
also correctly connected, right?

06:06.310 --> 06:09.580
So we are correctly able to implement to S2 one.
