1
00:00:01,230 --> 00:00:11,210
Welcome to module 7 Altera tools Altera tools some of the tools that Altera offers are model some quarters

2
00:00:11,210 --> 00:00:13,970
to the nearest two.

3
00:00:14,090 --> 00:00:18,980
There is a link that will point you to the download of the tool suit.

4
00:00:19,220 --> 00:00:21,490
We will only be using Moulson.

5
00:00:21,500 --> 00:00:27,860
However I will show you how to create a project in quarters too and how to generate a file that is used

6
00:00:27,860 --> 00:00:36,050
to program FPGA all the designs we are working with will work on both Xilinx and Altera development

7
00:00:36,050 --> 00:00:36,900
boards.

8
00:00:38,050 --> 00:00:46,240
Model sim Moulson is a very powerful VHDL simulation tool that is very helpful in finding any errors

9
00:00:46,270 --> 00:00:48,750
in your VHDL file.

10
00:00:48,760 --> 00:00:53,950
This is where most of the debugging of your VHDL design will take place.

11
00:00:53,950 --> 00:01:00,940
Be sure and check out the next module to see a guide on how to start using Moulson to simulate your

12
00:01:00,940 --> 00:01:03,610
VHDL designs.

13
00:01:04,260 --> 00:01:10,090
Cordis 2 quarters to 2 is the tool you will need to use.

14
00:01:10,140 --> 00:01:16,620
If you are programming in Altera board Be sure to know that you will not be able to program the bases

15
00:01:16,620 --> 00:01:27,690
to board using the quarters to software nighest to the nighest to tool SU is used to develop software

16
00:01:28,080 --> 00:01:32,010
that will run on a soft core embedded processor.

17
00:01:32,190 --> 00:01:39,490
The knives to processor is a 32 bit architecture based on a Harvard architecture.

18
00:01:39,530 --> 00:01:42,420
We will not be using this tool in this course.

19
00:01:42,420 --> 00:01:45,900
However if you are curious I suggest you play around with it.

20
00:01:46,920 --> 00:01:50,750
You have just completed module 7 Altera tools.

21
00:01:50,750 --> 00:01:53,380
Here is a summary of things to know.

22
00:01:53,450 --> 00:02:01,700
Altera tools include model sem which is used to simulate your VHDL design quarters to which is used

23
00:02:01,700 --> 00:02:10,400
to program FPGA or C PLG and NIOS to which is used to develop embedded soft core processors.