1
00:00:13,070 --> 00:00:20,540
There is a universal shift register which you know file and I just want it to show you just some of

2
00:00:20,540 --> 00:00:22,740
the uses of the different keywords.

3
00:00:22,760 --> 00:00:29,280
So starting with Line 1 we have a comment just us are just kind of a better thing going on.

4
00:00:29,330 --> 00:00:36,480
And then we've got the library which you notice is highlighted in blue and I Tripoli afterwards is in

5
00:00:36,510 --> 00:00:37,410
red.

6
00:00:37,430 --> 00:00:39,310
We've got the use of Tripoli.

7
00:00:39,320 --> 00:00:46,620
Use Tripoli that gives us allows us to use standard logic vector and Arnstein and sign data types.

8
00:00:47,150 --> 00:00:53,320
And if you look we have entity generic our data with is a type of integer.

9
00:00:53,480 --> 00:01:00,070
RSA is a standard logic vector by on line 11 is a standard logic vector.

10
00:01:00,260 --> 00:01:08,480
This is also standard logic vector and reset clock our standard logic is nimbler that you can see we

11
00:01:08,480 --> 00:01:11,980
have the architecture line 17.

12
00:01:11,990 --> 00:01:19,710
We have a signal which we call a read on line 19 which is the standard logic vector data with why it

13
00:01:19,940 --> 00:01:21,670
minus one down to zero.

14
00:01:21,980 --> 00:01:28,910
So that tells us when we have a data with a we take our with is replace it with 8 8 last one to 7 down

15
00:01:28,910 --> 00:01:29,580
to zero.

16
00:01:29,750 --> 00:01:36,650
So that gives us an a register of 8 bits wide because seven down to zero is a total of eight different

17
00:01:36,650 --> 00:01:37,340
values

18
00:01:40,280 --> 00:01:43,810
and looking below that you can see we've got to begin keyword.

19
00:01:43,910 --> 00:01:51,920
We've got if rising edge is a key word as well which indicates that our clock went a toggle state.

20
00:01:51,920 --> 00:01:57,860
If it's on the rising edge then it evaluates to true if it's on the following edge.

21
00:01:57,860 --> 00:02:00,390
It does not.

22
00:02:00,710 --> 00:02:08,210
And also you look we have a case statement with a win win zero which we're taken our case of x which

23
00:02:08,210 --> 00:02:12,290
is an implied if standard logic vector to down to zero.

24
00:02:12,290 --> 00:02:14,060
So that gives us guys a three

25
00:02:18,930 --> 00:02:24,870
and you can see all the different values that have an ass when it is 0 0.

26
00:02:25,020 --> 00:02:29,310
We hold it Seirawan right shift 1 0.

27
00:02:29,320 --> 00:02:40,080
We left shift and also we have this one others which is an error code which gives us that when others

28
00:02:40,080 --> 00:02:41,500
are a register.

29
00:02:41,730 --> 00:02:47,340
We have to just do this evaluation X which is just like a undetermined value if you have a value of

30
00:02:47,340 --> 00:02:53,790
x that's just saying that you it's more or less just use for your testbench purposes and you looking

31
00:02:53,820 --> 00:02:59,340
to cast Bensons you have a value of x that just means it's undefined or uninitialized or it's an air

32
00:02:59,460 --> 00:02:59,800
value.

33
00:02:59,820 --> 00:03:04,910
Basically that because it can only be a 1 or 0 if even then X it's going to throw an error or make lines

34
00:03:04,920 --> 00:03:05,220
red.

35
00:03:05,220 --> 00:03:10,290
This makes it easier to to catch when you have errors and such is kind of a quick little overview of

36
00:03:10,290 --> 00:03:14,400
how just different keywords and what they look like in the VHDL.