1
00:00:13,580 --> 00:00:22,950
We have an example that this is a pulse with modulation design VHDL and surely you this to kind of to

2
00:00:22,950 --> 00:00:25,950
show the different uses of some different data types.

3
00:00:25,950 --> 00:00:32,910
So first of all look at the integer which we have on the generic section on line 12.

4
00:00:33,750 --> 00:00:44,190
We have a variable called deps which is an integer value and we're initializing it to a value of a line

5
00:00:44,190 --> 00:00:48,000
below that we have a line 13.

6
00:00:48,050 --> 00:00:55,620
We have a variable input clock which is an integer value and we're initializing to a value 50000000

7
00:00:56,070 --> 00:01:03,270
which is representing 30 megahertz clock and right below that we have another value for each q which

8
00:01:03,270 --> 00:01:07,880
is in its value and where initializing to a value of 50.

9
00:01:08,420 --> 00:01:15,180
And we use these generic values to represent different values which if you look in the short section

10
00:01:15,180 --> 00:01:19,240
on line 17 of the resolution we reuse the value bit.

11
00:01:19,440 --> 00:01:25,660
So if I just want to change the bit value instead of having to go through this whole entire code and

12
00:01:25,660 --> 00:01:32,330
change changes everywhere I can just change it in one spot and that modifies the entire entire code.

13
00:01:32,400 --> 00:01:34,140
And also we're using constants.

14
00:01:34,350 --> 00:01:41,990
If you look down on line 26 we have this constant max frequency count which is an integer value and

15
00:01:42,000 --> 00:01:45,030
we take the input clock and divide it by the frequency.

16
00:01:45,440 --> 00:01:47,700
And I could just do the math and put the number there.

17
00:01:47,700 --> 00:01:53,700
However this way I don't have to look below the generic section if I want to modify this pulse with

18
00:01:53,700 --> 00:01:55,100
modulation design.

19
00:01:55,260 --> 00:01:58,440
All I have to do is modify the generics.

20
00:01:58,890 --> 00:02:05,100
And also you can see below that we have signals and this is all taking place in the architecture section

21
00:02:05,280 --> 00:02:06,300
of the design.

22
00:02:06,370 --> 00:02:11,970
And so let's just kind of a quick little showing you the different parts of the different data types

23
00:02:11,970 --> 00:02:13,560
that we use in VHDL.