WEBVTT

00:01.130 --> 00:03.380
Welcome to Lab 5 counter

00:05.930 --> 00:11.300
Moulson simulation here is the model some output of the counter.

00:11.300 --> 00:18.350
If you change the rate x to unsigned it is easier to read refer to all Taro's tools section Mollison

00:18.380 --> 00:19.060
video.

00:19.160 --> 00:21.980
If you're unsure how to do this.

00:22.490 --> 00:24.950
Here are the tasks for Lab 5.

00:25.190 --> 00:27.890
Modify counter 1.

00:27.950 --> 00:33.800
VHDL file to create a counter that counts from 0 to 255.

00:33.800 --> 00:41.810
I suggest implementing processes to achieve this successfully simulate this design and model some into

00:41.880 --> 00:45.750
what this design on your base is to board.

00:45.990 --> 00:53.700
You see if pin mapping using the U.S.A file I have given you here the locations of all the different

00:53.760 --> 01:01.800
entity port members you should see a counter accounts from 0 to 255 and binary on the Ltds when you

01:01.800 --> 01:04.610
press the reset button which is button zero.

01:04.710 --> 01:08.850
You should see the count start back at 0.

01:08.880 --> 01:09.960
Here are the outcomes.

01:09.960 --> 01:15.750
Upon completion of Lab 5 you should understand the use of the generate statement.

01:15.810 --> 01:19.900
Learn how to design and develop processes in your VHDL design.

01:20.190 --> 01:23.840
Understand how useful counters are and what they can be used for.