WEBVTT

00:00.750 --> 00:11.050
Lab three universal shift register universal shift register a universal shift register as a shift register.

00:11.220 --> 00:14.390
That can shift data to the left or the right.

00:14.490 --> 00:20.120
We will be using a serial code universal shift register.

00:20.200 --> 00:22.930
Here is the tasking for lab 3.

00:23.130 --> 00:25.230
Use the VHDL design file.

00:25.260 --> 00:31.980
I have provided and complete the universal shift register design simulate the universal shift register

00:32.280 --> 00:37.040
and mouse and using the supplied testbench and TACL file.

00:37.230 --> 00:43.770
After you have successfully simulated the universal shift register create an IAC project using your

00:43.770 --> 00:46.580
completed design in the U.S. file.

00:46.590 --> 00:51.210
I have provided model some simulation.

00:51.210 --> 00:55.860
Here is the model some simulation of the universal shift register.

00:55.860 --> 00:59.530
If the waveform looks intimidating to interpret Don't worry.

00:59.550 --> 01:05.210
The transcript output will tell you if your simulation was successful.

01:05.390 --> 01:11.260
You see if pin mapping using use file I have given to you.

01:11.460 --> 01:15.120
Here are the locations of all the different entity port members.

01:15.120 --> 01:18.150
Note that you will have to manually toggle the clock.

01:18.150 --> 01:23.430
Also if you want to reset your universal shift register be sure that you're holding the reset button

01:23.430 --> 01:31.810
down while you reset the clock but outcomes here are the outcomes upon completion of lab 3.

01:31.860 --> 01:38.040
You'll become more familiar with models in understanding how valuable it is to test your VHDL design

01:38.550 --> 01:41.830
become more familiar with Xilinx IAC tool.

01:42.090 --> 01:48.360
Understand how a shift register is implemented in VHDL and how you could create your own variations.