WEBVTT

00:00.780 --> 00:02.850
Lab one full adder

00:05.880 --> 00:10.040
full adder and last one we will be implementing a full adder.

00:10.110 --> 00:16.880
I have given you all the necessary files to implement the full adder on your FPGA development board

00:18.070 --> 00:28.530
use module 7.2 as a reference to run the mouse simulation use Majel 8.2 and eight point three as a reference

00:28.540 --> 00:31.110
in order to program the FPGA board.

00:31.120 --> 00:34.530
Good luck Mandelson's simulation.

00:34.870 --> 00:39.610
Here's a screenshot of what your model sim simulation should look like.

00:39.610 --> 00:47.410
Note the transcript in the lower left corner as an indication of the successful simulation tasks.

00:47.410 --> 00:51.940
Here are a list of tasks that you need to do in order to complete lab 1.

00:51.970 --> 01:00.220
Create a model sim project using modules 7.1 as a reference and successfully simulate a full adder create

01:00.220 --> 01:09.830
project and Xilinx ISC using module 8.2 as a reference and successfully create a bat file.

01:10.180 --> 01:15.730
Program your base use to board using module 8.3 as a reference.

01:15.790 --> 01:24.830
Using that file you generated you C-f file pin mapping using the you C-f file.

01:24.850 --> 01:26.420
I have given you.

01:26.470 --> 01:30.780
Here are the locations of all the different entity port members.

01:30.970 --> 01:40.450
You will be toggling inputs y x and in and then verifying you get the correct outputs on C out and s

01:42.190 --> 01:43.300
outcomes.

01:43.300 --> 01:44.560
Here are the outcomes.

01:44.560 --> 01:51.040
Following the completion of LAB 1 you'll learn how to create a Malleson project and simulate a VHDL

01:51.040 --> 01:59.680
design understand how to create a Xilinx ISC project and program in FPGA development board based off

01:59.740 --> 02:02.200
a VHDL design file.

02:02.200 --> 02:08.340
Become more familiar with all Terra's models some simulation software and Xilinx ISC software.