1
00:00:00,990 --> 00:00:09,630
Welcome the module 8.3 programming the base is to bored jump per 3 when you're getting ready to program

2
00:00:09,630 --> 00:00:18,680
the bases to board make sure the JP 3 is connected to PC using adept.

3
00:00:18,720 --> 00:00:23,010
The next step is to plug the bases to board into your computer.

4
00:00:23,220 --> 00:00:28,740
Your computer should start to go ahead and start downloading the firmware files associated with the

5
00:00:28,740 --> 00:00:30,400
bases to board.

6
00:00:30,480 --> 00:00:37,470
Once the device drivers drivers have installed successfully open up the software application and then

7
00:00:37,470 --> 00:00:40,190
click on the Initialize change button.

8
00:00:40,260 --> 00:00:50,130
The Deaf software should recognize the FPGA MP rom devices located on the basis to guard the depth software.

9
00:00:50,310 --> 00:00:54,000
Here's a screenshot of the DEP software application.

10
00:00:54,180 --> 00:00:56,200
You should see something similar to this.

11
00:00:56,220 --> 00:01:01,650
However if you have a different board instead of the bases to board and it is supported by the Adept

12
00:01:01,650 --> 00:01:04,640
software you should see it located here.

13
00:01:04,740 --> 00:01:12,000
Click on the browse button and navigate to the VISC file we created in Xilinx ISC.

14
00:01:12,090 --> 00:01:17,710
If you see a warning about the startup clock click yes and click on the program button.

15
00:01:17,790 --> 00:01:22,160
The bases board should now be programmed.

16
00:01:22,290 --> 00:01:25,850
You've just finished a module 8.3 programming.

17
00:01:25,890 --> 00:01:27,190
Your base is too bored.

18
00:01:27,390 --> 00:01:28,890
Here's a summary of everything.

19
00:01:28,890 --> 00:01:29,700
We went over.

20
00:01:30,000 --> 00:01:34,770
You first need to create a file in a Xilinx IAC.

21
00:01:34,920 --> 00:01:38,340
Adept is used only to program your development board.