

# 1 High-Level Synthesis for FPGA, Part 3: Advanced

AXIInHLS-*m-axi*: Quiz Solution

[www.highlevel-synthesis.com](http://www.highlevel-synthesis.com)

---

Because the two master ports have different address spaces, each AXI lite slave port is mapped on address 0 in one master address space.