Consider the Fibonacci design given in the previous section exercises.

Use a pulse generator IP to provide a single cycle pulse for the gen input.

Use a FIFO to synchronise the pulse generator output and the gen input.