

1 High-Level Synthesis for FPGA, Part 3: Advanced

As shown in the synthesis report, there are three signals associated with the FIFO interface attached to the up_counter argument.

These signals are

up_counter_dout -----> 1-bit input

up_counter_empty_n-----> 1-bit input

up_counter_read-----> 1-bit output

