

# 1 High-Level Synthesis for FPGA, Part 3: Advanced

Streaming-in-HLS: Quiz Solution

[www.highlevel-synthesis.com](http://www.highlevel-synthesis.com)

---

No, we cannot. As DataOut is used as input and output argument.