

# 1 High-Level Synthesis for FPGA, Part 3: Advanced

We will get the following reports and scheduling view if we synthesise the code.

As can be seen, the initiation interval of the pipelined function is 8, and its latency is 9. Therefore, very similar to the example in the lecture, it will miss most of the input pulses.

