

The input clock signal is usually the design clock and defines when the data on probes should be sampled and stored in a BRAM.