1
00:00:02,770 --> 00:00:09,220
Some simple circuits are used in several designs, therefore studying these circuits as a set of utilities

2
00:00:09,520 --> 00:00:13,360
can help us to reduce the design time of complex projects.

3
00:00:15,010 --> 00:00:21,580
This section will explain a sort of sarkin utilities and how to design throughout the course, we will

4
00:00:21,580 --> 00:00:27,790
use these utilities several times and this video as the first lecture will introduce this section.

5
00:00:31,070 --> 00:00:37,670
This section's main goal is to describe several utility functions in each of us to achieve this goal.

6
00:00:37,880 --> 00:00:43,640
We define, describe and simulate about seven simple but useful circuits.

7
00:00:46,470 --> 00:00:54,210
These are the objectives of this section describing several utility circuits in us performing the simulation

8
00:00:54,210 --> 00:00:57,060
and RTL Sakal simulation for each description.

9
00:01:00,000 --> 00:01:06,450
This section consists of nine lectures, this video as the first lecture clarifies the goal of this

10
00:01:06,450 --> 00:01:08,020
section and it's a structure.

11
00:01:08,610 --> 00:01:14,640
The next lecture will explain how to describe a timer in us to measure the timing in a design.

12
00:01:15,560 --> 00:01:21,480
Switch the bouncer is one of the main modules to connect a mechanical switch to a digital system.

13
00:01:21,830 --> 00:01:26,590
Let your tree will describe this module and how to implement that in Etchells.

14
00:01:28,220 --> 00:01:35,270
To count objects and events, we should design a digital counter lecture for will explain how to describe

15
00:01:35,300 --> 00:01:37,160
Acounter in Etchells.

16
00:01:40,040 --> 00:01:47,990
Clock generate a circuit would be the subject of the fifth lecture lecture six will describe a function

17
00:01:47,990 --> 00:01:54,290
in excellence that receives a wide pulse and generates a single cycle pulse.

18
00:01:55,160 --> 00:02:00,020
This single cycle pulse can be used to activate an event once.

19
00:02:02,660 --> 00:02:08,840
Lecture seven will explain how to implement a circuit that generates a single cycle regular pulses in

20
00:02:08,850 --> 00:02:09,380
Etchells.

21
00:02:12,620 --> 00:02:19,460
There are many occasions in digital systems that we should detect a rising or falling on a signal that

22
00:02:20,030 --> 00:02:24,260
will describe the actual US code to detect edges on a signal.

23
00:02:25,130 --> 00:02:31,460
Finally, the last lecture will give you a couple of exercises to review and evaluate your knowledge

24
00:02:31,460 --> 00:02:34,510
and skills in designing utility functions.

25
00:02:39,740 --> 00:02:47,000
After finishing the section, you will be able to design different types of timers and counters, describe

26
00:02:47,150 --> 00:02:49,640
pulse and clock generator circuits.

27
00:02:51,980 --> 00:02:57,860
The next lecture will explain how to describe a time in Etchells to measure time in Harpa.

28
00:03:01,620 --> 00:03:07,310
These are our takeaway messages describing and understanding the most common functions and modules in

29
00:03:07,360 --> 00:03:10,980
initialised can reduce the development time of complex designs.

30
00:03:11,640 --> 00:03:19,110
Taimur Counter Pulse Generator and Klok generators are among the common utility functions in logic design.

31
00:03:21,890 --> 00:03:26,330
Now, the quiz question, what is a difference between a timer and a count?