

## 1 High-Level Synthesis in FPGA, Pat 2 – Sequential Circuits

If we do not use the debouncer and the pulse-generator IPs, then by pressing each push-button, several pulses entered the design and most probably, the design will be in the reset state almost all time.