1
00:00:01,530 --> 00:00:07,380
In the previous lecture, we generated the article corresponding to the combination lock design.

2
00:00:08,720 --> 00:00:13,320
This lecture will instantiate that Navada project to generate FPGA with.

3
00:00:18,370 --> 00:00:24,760
Our design in Rebadow consists of two main parts, the combination lock IP and the eyepiece to connect

4
00:00:24,760 --> 00:00:32,200
and to unlock inputs to push buttons, these IPS are responsible for removing the extra pulses on a

5
00:00:32,200 --> 00:00:35,520
push-button and generating a single cycle pulse.

6
00:00:35,680 --> 00:00:39,100
The next section will describe how to design these objects.

7
00:00:39,370 --> 00:00:44,800
But for now, let's just use the artillery piece available in the resources folder attached to this

8
00:00:44,800 --> 00:00:45,070
lecture.

9
00:00:47,440 --> 00:00:53,350
Let's create if you want a project with the name of combination, underscore luck, dashboard, choose

10
00:00:53,350 --> 00:00:56,110
the Basis three report as a target FPGA platform.

11
00:01:18,610 --> 00:01:23,140
Create a new black design and add trips to the the repository.

12
00:01:24,080 --> 00:01:28,220
You can find the two ipis in the resources folder attached to this election.

13
00:01:30,470 --> 00:01:37,940
To add Ipis right, click on the diagram area and select IP settings, then select the repository under

14
00:01:37,940 --> 00:01:40,600
the IP option in the settings window.

15
00:01:42,050 --> 00:01:48,020
Click on the ad icon and find a download at Epis and the one we generated in the previous election.

16
00:02:05,910 --> 00:02:09,930
After that, I had the combination lock IP into the diagram area.

17
00:02:18,040 --> 00:02:24,730
Then we need to ipis to collect the entry and put a push button at the bouncer and a pulse generate.

18
00:02:25,700 --> 00:02:31,790
Whereas a bouncer removes the extra bouncers on the input signal, the pulse generator generates a single

19
00:02:31,790 --> 00:02:34,310
psycho pulse for each pushbutton.

20
00:02:37,130 --> 00:02:41,150
Kind of piece together and make the other ports Xterra.

21
00:03:00,850 --> 00:03:06,790
We need the same IPIS to connect the lock input to a push button, you can copy and paste the previous

22
00:03:06,790 --> 00:03:08,860
to IPIS and connect them properly.

23
00:03:10,020 --> 00:03:12,780
Change the port names to more convenient ones.

24
00:04:46,810 --> 00:04:52,440
Now we need constant fights, you can download the consent file that is attached to this election.

25
00:04:53,520 --> 00:04:57,060
Create a new constraint and insert a download it constricts.

26
00:05:20,350 --> 00:05:26,280
Now, the wrapper generate the output products and finally generate the FPGA bitzer.

27
00:05:50,600 --> 00:05:53,570
Then program the board and examine the design on the board.

28
00:07:43,650 --> 00:07:48,510
This video is the last lecture that explained ideas and design techniques in this section.

29
00:07:48,960 --> 00:07:55,560
Therefore, the next lecture will give you a few exercises to practice and master what you have learned

30
00:07:55,680 --> 00:07:56,730
throughout this section.

31
00:07:59,260 --> 00:08:06,000
These are our takeaway messages, and we want to block design approach, you can copy and paste ipis

32
00:08:06,010 --> 00:08:06,940
in the design with.

33
00:08:08,370 --> 00:08:15,240
To connect pushbuttons, we should use that the bouncer IP and most probably the path generates depends

34
00:08:15,240 --> 00:08:16,110
on our design.

35
00:08:18,140 --> 00:08:22,130
What would happen if we don't use any of the generator, Arkes?