1
00:00:03,150 --> 00:00:10,650
How to write the C C++ test to provide data for a sequential circuit in a class designed by following

2
00:00:10,650 --> 00:00:12,120
the single cycle designed for.

3
00:00:13,130 --> 00:00:17,660
This lecture explains the underlying ideas of a test range for such sects.

4
00:00:20,740 --> 00:00:27,520
Simulation is one of the verification techniques to check the validity of a design verification in the

5
00:00:27,520 --> 00:00:34,960
White House such as floor, can be separated into two distinct processes presented as validation that

6
00:00:34,960 --> 00:00:38,710
checks if the CI program correctly implements the required functionality.

7
00:00:39,400 --> 00:00:41,290
This process can be done.

8
00:00:41,290 --> 00:00:48,340
After describing the design in Etchells and before syntheses post sentences verification that checks.

9
00:00:48,340 --> 00:00:55,690
If the generated article code performs as expected, this process should be done after syntheses and

10
00:00:55,690 --> 00:00:57,570
before exporting artillery.

11
00:00:58,580 --> 00:01:05,960
Therefore, there are two types of simulation available in S. Simulation and RTL Ziko simulation.

12
00:01:08,730 --> 00:01:14,670
The role of test bench is applying some inputs to the design at the right time and evaluate the outputs

13
00:01:14,670 --> 00:01:16,610
to find possible errors in the design.

14
00:01:17,680 --> 00:01:24,130
The standard C C++ language is used to develop a Test match, the test, which is not something sizable,

15
00:01:24,790 --> 00:01:30,850
therefore it can invoke almost all functions available in C, C++ or provided libraries.

16
00:01:32,510 --> 00:01:36,770
The C C++ main function should be used as a test benchtop function.

17
00:01:40,540 --> 00:01:47,260
A typical test bench consists of five steps defining variables that will be used throughout the test

18
00:01:47,260 --> 00:01:47,860
range coat.

19
00:01:48,840 --> 00:01:54,840
Generating input test vectors, calling the design top function and collecting the results.

20
00:01:56,860 --> 00:02:04,300
Getting the results from a golden model, comparing the results and setting the status variable appropriately.

21
00:02:05,570 --> 00:02:11,420
If they tell us code results match with that of the golden model that has spent should return the value

22
00:02:11,420 --> 00:02:14,900
of zero, otherwise the taxpayers should return in non-zero value.

23
00:02:16,660 --> 00:02:22,870
Notice that if you want to see the results on the screen and check that manually or the goal of test

24
00:02:22,870 --> 00:02:28,060
page is generating some input signals for the design, we may ignore the last three steps.

25
00:02:28,510 --> 00:02:31,300
In this case, the main function should return zero.

26
00:02:33,790 --> 00:02:40,090
Generally, the simulation only checks the design functionality without having any knowledge about the

27
00:02:40,090 --> 00:02:40,990
design timing.

28
00:02:41,870 --> 00:02:48,290
However, following the proposed single cycle design technique here, we can explore the design behavior

29
00:02:48,290 --> 00:02:55,360
cycle by cycle actually cycle accurate simulation is one of the benefits of single cycle design flaw

30
00:02:55,640 --> 00:02:58,970
in contrast to the more general multi cycle design approach.

31
00:02:59,690 --> 00:03:06,820
Notice that the article CECO Simulation provides a single accurate simulation for all design approaches.

32
00:03:09,650 --> 00:03:16,880
The test bench can accept input arguments that can be provided when simulation is launched, however,

33
00:03:16,910 --> 00:03:21,200
the test bench must not require interactive user inputs during execution.

34
00:03:21,680 --> 00:03:28,520
The wife house, such a ascui does not have a command console and therefore cannot accept user inputs.

35
00:03:28,540 --> 00:03:30,260
Juanda test when she executes.

36
00:03:33,080 --> 00:03:39,380
In the next lecture, we review the test for the surreal parallel and parallel to surreal designs explained

37
00:03:39,380 --> 00:03:40,430
in the previous section.

38
00:03:43,260 --> 00:03:48,750
These are our takeaway messages, verification in the water such as flow, can be separated into two

39
00:03:48,750 --> 00:03:55,350
distinct processes present as a simulation, which its main goal is checking the design HLS description

40
00:03:55,350 --> 00:04:01,920
functionality, pulse synthesis article simulation, which its main goal is checking the design article

41
00:04:01,920 --> 00:04:03,870
functionality and cycle accuracy.

42
00:04:05,890 --> 00:04:11,650
So I can accurately simulation is one of the benefits of the single cycle design flaw compared to the

43
00:04:11,650 --> 00:04:13,840
more general multi cycle designer.

44
00:04:16,610 --> 00:04:22,910
Now, the question, what is the benefit of the single cycle design approach compared to the multi cycle

45
00:04:22,910 --> 00:04:23,870
design techniques?