

1 Digital System Design with High-Level Synthesis for FPGA

As the design is parametric and the number of data bit is serial communication is defined by macro N, then we only need to change the value of N as follows

```
#define N 16
```