1
00:00:01,430 --> 00:00:06,980
Now, the question is, how can we describe a simple sequential circuit in necklace in this lecture,

2
00:00:07,130 --> 00:00:12,020
I will talk about a straightforward approach to define a simple sequential circuit in us.

3
00:00:14,710 --> 00:00:20,440
Let's start with our sequential second model explained in the previous section, a sequential circuit

4
00:00:20,590 --> 00:00:25,210
consists of a combination of circuit and a set of memory cells to save the circuit states.

5
00:00:25,930 --> 00:00:29,620
The circuit performs its task throughout several cycles.

6
00:00:30,310 --> 00:00:34,500
The clock cycle period is defined by the longest part in the combination of circuit.

7
00:00:35,460 --> 00:00:37,620
Which has the highest propagation delay.

8
00:00:38,460 --> 00:00:44,640
In each club cycle, the combination circuit reads, the current state from the memory cells, generates

9
00:00:44,640 --> 00:00:49,230
the outputs and the next state and finally save the next state in the memory cells.

10
00:00:50,010 --> 00:00:52,470
This sequence diagram gives us an idea.

11
00:00:53,070 --> 00:00:58,090
We should describe the combination of circuit to be synthesized and Escadrille in one single cycle.

12
00:01:00,340 --> 00:01:04,720
The key function describing our design should have four main parts.

13
00:01:05,500 --> 00:01:12,450
We should define some memory cells or registers for this purpose, we can use C++ as static variables.

14
00:01:13,000 --> 00:01:15,490
These registers save the circuit states.

15
00:01:16,530 --> 00:01:24,590
Read from Reducers, perform the desired logical arithmetic tasks, and finally modify the registers.

16
00:01:26,090 --> 00:01:32,510
That's the whole design code should be scheduled in one cycle, let's call this approach as single cycle

17
00:01:32,510 --> 00:01:32,900
design.

18
00:01:34,510 --> 00:01:40,180
Through a couple of examples, we will realize that this approach can provide a high performance design

19
00:01:40,360 --> 00:01:42,790
comparable to the ideal design techniques.

20
00:01:44,970 --> 00:01:50,970
Now, how can we use this single cycle design technique to design a real circuit in the next lecture,

21
00:01:51,210 --> 00:01:56,130
we will start to design a parallel to Sariel Convertor logic circuit based on this idea.

22
00:01:57,780 --> 00:02:04,440
Our takeaway messages are static variables in C C++ can be used to define registers in a sequential

23
00:02:04,440 --> 00:02:11,070
circuit to give the states the single cycle sequential circuit description in Etchells consists of four

24
00:02:11,070 --> 00:02:11,580
parts.

25
00:02:12,030 --> 00:02:18,090
Define a set of registers, read the states from registers, perform the logic or arithmetic operations,

26
00:02:18,240 --> 00:02:21,540
and finally write the results back to the registers.

27
00:02:23,500 --> 00:02:29,380
Now, the police question, this coat shows an excellent description for a second short circuit.

28
00:02:30,300 --> 00:02:37,020
And this diagram depicts this casual view of the second after syntheses, the code is correct and has

29
00:02:37,020 --> 00:02:43,320
its own application, but what is the potential issue with this code based on the single cycle design

30
00:02:43,320 --> 00:02:43,730
idea?

31
00:02:44,280 --> 00:02:47,990
Can you change the code to follow the coding style introduced in this lecture?