

# 1 Digital System Design with High-Level Synthesis for FPGA

## Sequential Circuits

DFF-LAB: Quiz Solution

www.highlevel-synthesis.com

Right-click on the Solution1 folder in the explorer view and select "Solution settings ..."

Under the config\_rtl, choose the "none" option for the reset feature.

