1
00:00:01,430 --> 00:00:07,910
What is the producer and what is its role in a sequential design, this lecture briefly explains the

2
00:00:07,910 --> 00:00:12,070
registers in a sequential circuit and how to describe them in each other's.

3
00:00:15,080 --> 00:00:19,160
A simple register is a set of de flipflops with the same control mechanism.

4
00:00:20,000 --> 00:00:23,260
Which means clock and reset signals are the same.

5
00:00:24,090 --> 00:00:28,400
Then we can write to the flipflops at once or read them all together.

6
00:00:30,610 --> 00:00:37,120
And multiple static variable initialised can be mapped to register the size of the register depends

7
00:00:37,120 --> 00:00:39,930
on the active number of bits in the static variable.

8
00:00:40,690 --> 00:00:47,320
If some of the bits in a static variable are never used, the actual tool may optimize that to a narrower

9
00:00:47,320 --> 00:00:47,940
register.

10
00:00:48,550 --> 00:00:54,940
For example, in this scope, the 32 bit unsigned int data type defines the index variable.

11
00:00:56,260 --> 00:01:04,420
But as it only holds values between zero and one thousand twenty three, then the synthesis tool implements

12
00:01:04,420 --> 00:01:05,990
that with a 10 bit register.

13
00:01:08,470 --> 00:01:12,070
In classic digital design techniques, there are different types of registers.

14
00:01:12,190 --> 00:01:13,450
For example, the shift, which is.

15
00:01:14,880 --> 00:01:21,090
In this register, the flip flops are serially connected together and has one bit input that receives

16
00:01:21,090 --> 00:01:22,050
a stream of bids.

17
00:01:23,590 --> 00:01:29,980
And each look at the data in the register is shifted one bit to the right and the new data is inserted

18
00:01:29,980 --> 00:01:30,400
to the right.

19
00:01:31,180 --> 00:01:37,600
For example, if the original data in an eight week shift register is one zero zero one one zero zero

20
00:01:37,600 --> 00:01:44,770
zero and the input sequence is one zero zero one zero one, then after each clock, the data is shifted

21
00:01:44,770 --> 00:01:45,790
one bit to the right.

22
00:02:03,560 --> 00:02:08,500
Other types of sheep producers are also available, which are not our concern in this course.

23
00:02:11,360 --> 00:02:14,540
This circuit diagram shows the structure of a parallel to.

24
00:02:15,650 --> 00:02:20,870
In this case, the shift register can be initialized to evalu by activating the load signal.

25
00:02:26,380 --> 00:02:31,750
Notice that in contrast to the classical digital circuit design, we don't need to study different types

26
00:02:31,750 --> 00:02:33,830
of registers and how to design them.

27
00:02:34,000 --> 00:02:38,420
However, basic knowledge about research is useful to develop a high performance code.

28
00:02:39,130 --> 00:02:43,160
As mentioned earlier, a static variable can be synthesized into a register.

29
00:02:43,840 --> 00:02:48,430
The structure of the final Hardell register depends on the usage of the static variable.

30
00:02:48,430 --> 00:02:53,780
In our code, for example, an assignment can be inferred into a parallel register.

31
00:02:54,040 --> 00:03:01,600
A shift left or shift right operation can be realized into shift registers or a register can have auxiliary

32
00:03:01,600 --> 00:03:03,120
logic for access.

33
00:03:11,890 --> 00:03:18,070
In the next lecture, I will show how to use to us to develop our first sequential circuit to describe

34
00:03:18,070 --> 00:03:18,880
the flipflops.

35
00:03:22,320 --> 00:03:28,170
These are our takeaway messages, a register is a set of flip flops that are controlled together, a

36
00:03:28,180 --> 00:03:30,990
static variable can be synthesized into a register.

37
00:03:31,800 --> 00:03:36,770
The operations performed on variables determine the structure of the underlying hardware register.

38
00:03:39,400 --> 00:03:45,430
Now, the police question, let's consider the scope, how many registers are in the corresponding article,

39
00:03:45,430 --> 00:03:47,140
hardware after syntheses?