

- 1- This is the design code in HLS. You can find the complete code in the Resources folder attached to this lecture.

```
#include "global_variable.h"


bool dff1 = 0;
bool dff2 = 0;
bool dff3 = 0;

void global_variable(bool d, bool &q1, bool &q2, bool &q3) {
#pragma HLS INTERFACE ap_none port=d
#pragma HLS INTERFACE ap_none port=q1
#pragma HLS INTERFACE ap_none port=q2
#pragma HLS INTERFACE ap_none port=q3
#pragma HLS INTERFACE ap_ctrl_none port=return

    dff3 = dff2;
    dff2 = dff1;
    dff1 = d;

    q1 = dff1;
    q2 = dff2;
    q3 = dff3;
}
```


This figure shows the simulation output




```
global_variable_csim.log x Synthesis Summary(solution1) CS-simulation Report(solution1) global_variable.cpp
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../global_variable-vitishls-files/global_variable-tb.cpp in debug mode
4   Compiling ../../../../global_variable-vitishls-files/global_variable.cpp in debug mode
5   Generating csim.exe
6 d| q1, q2, q3
7 -----
81| 1, 0, 0
91| 1, 1, 0
100| 0, 1, 1
111| 1, 0, 1
120| 0, 1, 0
13 -----
14 INFO: [SIM 1] CSim done with 0 errors.
15 INFO: [SIM 3] ***** CSIM finish *****
16
```

<https://highlevel-synthesis.com/>

The following figure shows the HLS report after synthesis.



In addition, the following figure shows the signal waveform after RTL/C Co-simulation.



- 2- This is the design code in HLS. You can find the complete code in the Resources folder attached to this lecture.

```
#include "right_rotate_with_load.h"

void right_rotate_with_load(ap_uint<N> data_in, bool load, bool rotate, ap_uint<N> &data_out) {
#pragma HLS INTERFACE ap_none port=data_in
#pragma HLS INTERFACE ap_none port=load
#pragma HLS INTERFACE ap_none port=rotate
#pragma HLS INTERFACE ap_none port=data_out
#pragma HLS INTERFACE ap_ctrl_none port=return
    static ap_uint<N> rotate_register = 0;
    if (load == 1) {
        rotate_register = data_in;
    }

    if (rotate == 1) {
        rotate_register.rrotate(1);
    }

    data_out = rotate_register;
}
```


This figure shows the simulation output

```
Synthesis Summary(solution1) right_rotate_with_load_csim.log
1|INFO: [SIM 2] ***** CSIM start *****
2|INFO: [SIM 4] CSIM will launch GCC as the compiler.
3|make: 'csim.exe' is up to date.
4 data_in = 0000000000110100 load = 1 rotate = 0 data_out = 0000000000110100
5 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 0000000000110100
6 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 0000000000110100
7 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 10000000000000110
8 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 01000000000000011
9 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 10100000000000001
10 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 11010000000000000
11 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 01101000000000000
12 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 00110100000000000
13 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 00011010000000000
14 data_in = 0000000000110100 load = 0 rotate = 1 data_out = 00001101000000000
15|INFO: [SIM 1] CSim done with 0 errors.
16|INFO: [SIM 3] ***** CSIM finish *****
17
```

The following figure shows the HLS report after synthesis.



In addition, the following figure shows the signal waveform after RTL/C Co-simulation.



- 3- This is the design code in HLS. You can find the complete code in the Resources folder attached to this lecture.

```
#include "left_right_shift_register.h"

ap_uint<N> rl_shift_reg = 0;

void left_right_shift_register(bool d, bool left, bool right, ap_uint<N> &data_out) {
    #pragma HLS INTERFACE ap_none port=d
    #pragma HLS INTERFACE ap_none port=left
    #pragma HLS INTERFACE ap_none port=right
    #pragma HLS INTERFACE ap_none port=data_out
    #pragma HLS INTERFACE ap_ctrl_none port=return

    if (left == 1) {
        rl_shift_reg = rl_shift_reg << 1;
        rl_shift_reg[0] = d;
    }


    if (right == 1) {
        rl_shift_reg = rl_shift_reg >> 1;
        rl_shift_reg[N-1] = d;
    }

    data_out = rl_shift_reg;
}
}
```

This figure shows the simulation output

```
left_right_shift_register_csimpl.log x Synthesis Summary(solution1) left_right_shift_register.cpp Co-simulation Rep
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3 Compiling ../../../../left_right_shift_register-tb.cpp in debug mode
4 Compiling ../../../../left_right_shift_register.cpp in debug mode
5 Generating csim.exe
6 d = 1 left = 1 right = 0 data_out = 00000000000000000000000000000001
7 d = 0 left = 1 right = 0 data_out = 00000000000000000000000000000010
8 d = 1 left = 1 right = 0 data_out = 00000000000000000000000000000101
9 d = 1 left = 1 right = 0 data_out = 000000000000000000000000000001011
10 d = 0 left = 1 right = 0 data_out = 0000000000000000000000000000010110
11 d = 1 left = 0 right = 1 data_out = 100000000000000000000000000001011
12 d = 0 left = 0 right = 1 data_out = 01000000000000000000000000000101
13 d = 0 left = 0 right = 1 data_out = 0010000000000000000000000000010
14 d = 1 left = 0 right = 1 data_out = 10010000000000000000000000000001
15 INFO: [SIM 1] CSim done with 0 errors.
16 INFO: [SIM 3] ***** CSIM finish *****
17
```

The following figure shows the HLS report after synthesis.



In addition, the following figure shows the signal waveform after RTL/C Co-simulation.

