1
00:00:01,050 --> 00:00:07,710
Xilinx evaluation is a toolset that we are using throughout this course here, I'm going to briefly

2
00:00:07,710 --> 00:00:09,420
explain some of their features.

3
00:00:10,540 --> 00:00:15,580
More details about each feature will be described whenever we use them along the course.

4
00:00:18,280 --> 00:00:25,630
Xining Zelada consists of several tools that are used to describe, simulate, debug and synthesize

5
00:00:25,720 --> 00:00:30,810
a design at a different level of obstructions to be implemented on designing subjects.

6
00:00:31,450 --> 00:00:33,790
Each tool performs a specific task.

7
00:00:34,000 --> 00:00:37,890
And this is like, I'm going to give you a big picture of the design flaw.

8
00:00:38,080 --> 00:00:43,930
The main goal of this software tool is converting a hardware design description into the final FPGA

9
00:00:43,930 --> 00:00:44,670
configuration.

10
00:00:45,310 --> 00:00:52,360
Several languages, including the very lock system C, C, C, plus plus an open seal can be used to

11
00:00:52,360 --> 00:00:53,890
describe the hardware design.

12
00:00:54,160 --> 00:00:58,470
In this course we focus on c C++ as a high level description language.

13
00:00:59,050 --> 00:01:05,890
The first step is the design capture in which the design description is verified and possible errors

14
00:01:05,890 --> 00:01:06,790
are reported.

15
00:01:07,540 --> 00:01:13,210
The capture process mainly focuses on the linguistic syntax and semantics of the hardware modules,

16
00:01:13,720 --> 00:01:16,480
connections among them and airports.

17
00:01:18,200 --> 00:01:21,050
After writing the code, simulation is an optional.

18
00:01:21,860 --> 00:01:27,980
But essentially, step simulation is one of the main debugging techniques that designers spend most

19
00:01:27,980 --> 00:01:31,460
of their time, almost 70 percent, to verify their coats.

20
00:01:32,430 --> 00:01:38,340
There are different levels of stimulation provided by the evaluation world, such as high level stimulation,

21
00:01:38,580 --> 00:01:45,090
low level HDL simulation and hardware software simulation, whereas the high level simulation can be

22
00:01:45,090 --> 00:01:47,710
used for verifying the functionality of a design.

23
00:01:47,970 --> 00:01:53,950
The low level Archdale simulation can be used for functional correctness as well as cycle Accuride verification.

24
00:01:54,990 --> 00:02:01,590
The simulation integrates the software and hardware parts in order to bring the cycle accurate verification

25
00:02:01,740 --> 00:02:03,890
into the high level synthesis design flaw.

26
00:02:04,850 --> 00:02:12,910
In this course, we rely on high level simulation and simulation to debug our design code analysis is

27
00:02:12,910 --> 00:02:18,830
the primary step before applying synthesis optimization techniques, data and control dependencies.

28
00:02:19,130 --> 00:02:23,820
Timing and hierarchy analysis are the most important tasks in this step.

29
00:02:24,110 --> 00:02:29,310
These tasks hold the next step to apply synthesis optimization more efficiently.

30
00:02:29,420 --> 00:02:35,630
Notice that developing the design code to ease the code analysis can improve the final design performance.

31
00:02:37,630 --> 00:02:44,260
In Etchells design flaw, understanding the data and control dependencies among statements plays a crucial

32
00:02:44,260 --> 00:02:46,630
role in developing an efficient coat.

33
00:02:47,630 --> 00:02:53,300
Therefore, throughout this course, I will try to easily explain these dependencies and different code

34
00:02:53,300 --> 00:03:00,200
development techniques to help code analysis step sentences is the most important part of the we are

35
00:03:00,200 --> 00:03:01,760
the design suite.

36
00:03:02,480 --> 00:03:10,370
Generally, two levels of sentences are available, high level sentences and logic synthesis others,

37
00:03:11,300 --> 00:03:18,950
while actualised translates as C, C++ System C or open a description of a design into its equivalent

38
00:03:18,950 --> 00:03:21,020
Archil else.

39
00:03:21,020 --> 00:03:25,700
Logic Synthesis converts the article description into an atlas of logic.

40
00:03:25,700 --> 00:03:32,780
Gates high level synthesis is the main subject of discourse, and I will talk about some of its techniques

41
00:03:32,900 --> 00:03:36,350
used for digital system design in future lectures.

42
00:03:36,920 --> 00:03:42,680
The implementation ISTEP uses the FPGA library and building blocks to implement the Netlist generated

43
00:03:42,680 --> 00:03:43,910
by the synthesis of step.

44
00:03:44,540 --> 00:03:50,390
This a step performs all tasks necessary to place on Grodner onto device resources.

45
00:03:51,020 --> 00:03:53,870
The class system is bitstream generation and programming.

46
00:03:54,710 --> 00:04:00,920
This system generates the configuration fine, also known as a bit of stream that can be used to program

47
00:04:00,920 --> 00:04:01,610
an FPGA.

48
00:04:05,710 --> 00:04:09,480
Concentrating on the design flaw will be our next step.

49
00:04:12,510 --> 00:04:18,480
These are the takeaway messages designing Super Bowl Title IX tools that is used for developing a harder

50
00:04:18,480 --> 00:04:20,640
circuit for designing suffrages.

51
00:04:21,810 --> 00:04:28,850
In our course, we use these tools to convert the C C++ description of a design into the FPGA bettison

52
00:04:28,860 --> 00:04:29,120
for.

53
00:04:31,380 --> 00:04:36,990
Now the question, what is the difference between simulation and simulation in Etchells?