1
00:00:01,440 --> 00:00:08,310
How can we describe the stepmother driver that implements the one two phase on half a step method?

2
00:00:09,880 --> 00:00:15,130
This lecture will guide you through the steps to design such a circuit invited such as?

3
00:00:18,040 --> 00:00:24,070
As previously mentioned in this section, they want to phase one half a step method based, the driver

4
00:00:24,280 --> 00:00:27,700
should feed the stepmother with this way form DiGRA.

5
00:00:28,810 --> 00:00:32,500
There are eight repeating states distinguished in these waveforms.

6
00:00:34,030 --> 00:00:41,260
In the first step, only Coile A is Energis in the second step, Coyle's A and B are energized.

7
00:00:42,500 --> 00:00:44,510
And so on, four other states.

8
00:00:49,230 --> 00:00:55,140
Different states in the diagram can be described as a state machine in the L.A. code describing the

9
00:00:55,140 --> 00:00:59,010
step stepmother driver, the state machine has eight steps.

10
00:00:59,280 --> 00:01:04,530
It goes from the current state to the next on receiving a pass and the motor clock rate signal.

11
00:01:04,830 --> 00:01:07,380
Otherwise, it stays in its current state.

12
00:01:08,730 --> 00:01:12,770
Each state has an output corresponding to a state in the form DiGRA.

13
00:01:14,660 --> 00:01:16,250
Similar to previous cases.

14
00:01:17,450 --> 00:01:20,700
Our final moto driver has two main arteries.

15
00:01:20,930 --> 00:01:25,670
The first one is the Supermoto driver, and the second one is the path to generate.

16
00:01:28,570 --> 00:01:35,140
Now, let's ascribe drive a circuit, invite a socialist curtain, invite a socialist project with the

17
00:01:35,140 --> 00:01:43,360
name of the Stepa, underscore Motal, underscore driver dash white socialist selecter supermoto driver

18
00:01:43,360 --> 00:01:47,830
as a top function name and choose the basis to report as the target FPGA platform.

19
00:02:00,700 --> 00:02:06,370
Download the design files from the resources folder attached to dyslexia and add them to the project.

20
00:02:17,230 --> 00:02:20,150
Open the design source, work in our design.

21
00:02:20,680 --> 00:02:26,050
We have eight states, therefore an enumeration data type defines them.

22
00:02:26,910 --> 00:02:32,940
Then we have the design top function with two arguments, one input and one output.

23
00:02:35,070 --> 00:02:41,190
A static variable will hold a certain state and state machine models of design behavior.

24
00:02:41,520 --> 00:02:44,970
Each state has an output driving the MultiChoice.

25
00:02:46,800 --> 00:02:53,250
When the state machine detects a pulse and the more rate signal, it goes from one state to the next.

26
00:02:54,570 --> 00:02:59,520
After the state machine, we should update the state register and send out the function output.

27
00:03:00,120 --> 00:03:04,230
Now let's synthesize the code and generate the corresponding article type.

28
00:03:30,340 --> 00:03:36,220
To perform the logic synthesis and generate FPGA bitstream, create a new Wieviorka project with the

29
00:03:36,220 --> 00:03:40,780
name of a super underscore Multa underscore driver dashboard.

30
00:03:56,680 --> 00:04:04,120
Create a new blog design and add to IPIS that if you want a repository that's Supermoto driver IP address

31
00:04:04,120 --> 00:04:05,860
to promote or collaborate generate.

32
00:04:34,860 --> 00:04:37,740
Connect them together and make the external parts.

33
00:05:01,340 --> 00:05:06,530
Download the counseling file from the resources folder attached to this lecture and add that to the

34
00:05:06,530 --> 00:05:07,100
project.

35
00:05:25,440 --> 00:05:30,240
Now, Gennari, the bitstream unprogrammed about you should see the motor rotate.

36
00:06:17,070 --> 00:06:23,100
As this video is the last lecture implementing the Supermoto driver Neckless, the next lecture will

37
00:06:23,100 --> 00:06:29,460
give you a couple of exercises to practice your knowledge about the motor and designing sequential circuits

38
00:06:29,460 --> 00:06:30,140
in each other's.

39
00:06:32,430 --> 00:06:38,820
This is our takeaway message, as simple as state machine with eight states can implement the one two

40
00:06:38,820 --> 00:06:42,540
phase unharvested method for driving us to promote.

41
00:06:45,060 --> 00:06:48,210
Now the question, how can we change the rotate direction?