1
00:00:03,730 --> 00:00:10,060
How can we describe the stop, a motor driver that implements the two phase one method, this lecture

2
00:00:10,180 --> 00:00:14,890
will guide you through the steps to design such a circuit in why decisions?

3
00:00:18,310 --> 00:00:24,880
As I mentioned earlier in the section, to drive a sleeper motor with two phase unmetered, we should

4
00:00:24,880 --> 00:00:30,850
repeatedly apply this waveform to the state of the waveform has four steps.

5
00:00:32,020 --> 00:00:38,360
Each step the to calls for a state FSM can model this behavior.

6
00:00:39,100 --> 00:00:41,920
Let's ascribe to the state machine invited us.

7
00:00:42,580 --> 00:00:45,780
But before that, let's have a big picture of the final design.

8
00:00:52,290 --> 00:00:56,940
The design consists of two ipis, the first Sipes, the Supermoto driver.

9
00:00:58,200 --> 00:01:05,010
That implements the FSM, as mentioned earlier, and the second i.p generates regular pulses that are

10
00:01:05,010 --> 00:01:08,150
used for triggering state transitions in deficit.

11
00:01:11,830 --> 00:01:18,190
Creating a White House such as project with the name of a Stepa on this underscore driver Dash White

12
00:01:18,190 --> 00:01:23,540
Essentialists choose the supper on this Kamata underscore driver as a design top function name.

13
00:01:23,800 --> 00:01:27,520
Don't forget to select the basis to report as a target FPGA platform.

14
00:01:37,500 --> 00:01:41,220
Download the design enforcement files and add them to the project.

15
00:01:56,340 --> 00:01:57,930
Open the design, Sourcefire.

16
00:02:02,570 --> 00:02:06,860
As a design has for states and enumeration data type defines.

17
00:02:09,070 --> 00:02:16,450
Then the design to function with two arguments is defined, the first argument is an input signal that

18
00:02:16,450 --> 00:02:18,510
determines the motorcoach signal.

19
00:02:21,830 --> 00:02:28,820
The second argument is a form without that provides the motor driving signals, then we need a static

20
00:02:28,820 --> 00:02:29,300
variable.

21
00:02:30,290 --> 00:02:36,440
To hold a design state, this variable will be synthesized into a register in the final HAGA.

22
00:02:40,470 --> 00:02:46,920
Two temporary variables saved intermediate values for the state variable and the design only out.

23
00:02:48,060 --> 00:02:54,510
Now we need the state machine to implement the waveform of the two phase on method explained earlier

24
00:02:54,510 --> 00:02:58,890
in this lecture, each state first checks the input motor clock.

25
00:02:59,580 --> 00:03:02,220
If it is one, then it goes to the next state.

26
00:03:02,340 --> 00:03:04,900
Otherwise it stays in the current state.

27
00:03:05,430 --> 00:03:09,300
In addition, in each state to output, bits are active.

28
00:03:11,860 --> 00:03:16,210
Finally, we should update the state register and send out the output value.

29
00:03:18,160 --> 00:03:21,990
Now synthesize the code and generate the corresponding afterlife.

30
00:03:28,050 --> 00:03:34,250
For performing the logic syntheses, create a new view of the project with the name of Stepa underscore

31
00:03:34,440 --> 00:03:39,380
to underscore driver Deshwal and choose the basis three borders target FPGA platform.

32
00:03:58,450 --> 00:04:02,620
Create a new blank design and add to eyepiece to define the repository.

33
00:04:21,380 --> 00:04:28,340
A Supermoto clock pulse and a supermodel right then and the ipis into the designer, you can connect

34
00:04:28,340 --> 00:04:34,460
them together, make their remaining port excel and modify the external port names properly.

35
00:05:26,870 --> 00:05:32,420
Download the design consent pie from the resources folder attached to this selection and add that to

36
00:05:32,420 --> 00:05:35,830
the project's now general activities, Three-Month Program Board.

37
00:07:06,110 --> 00:07:10,610
How can we control the number of rotating steps in the next lecture?

38
00:07:10,880 --> 00:07:11,840
We'll answer this question.

39
00:07:16,240 --> 00:07:22,410
These are now takeaway messages, and FSN with four states can implement the two phase one method,

40
00:07:23,920 --> 00:07:28,720
the two phase one method energises two codes of the state's initial step.

41
00:07:31,420 --> 00:07:35,830
Now, the quiz question, how can you find a stable angle in a motor specific?
