1
00:00:02,000 --> 00:00:09,260
How can we describe this amateur driver that implements the one face on this lecture will guide you

2
00:00:09,470 --> 00:00:12,980
through the steps to design such a circuit invited such as?

3
00:00:17,270 --> 00:00:19,040
As mentioned in the previous lecture.

4
00:00:19,940 --> 00:00:26,390
In the one phase on stepping, only one phase is energized and the time, therefore the drivers signal

5
00:00:26,390 --> 00:00:31,860
before has four different states, each only energizing one phase.

6
00:00:32,240 --> 00:00:35,870
So a four state FSM can present the driver circuit.

7
00:00:41,920 --> 00:00:48,940
As amateurs usually work at the higher current, then a system board can typically provide from their

8
00:00:48,950 --> 00:00:49,870
large accounts.

9
00:00:50,180 --> 00:00:56,860
Therefore, a harder driver should bridge between step motor and a digital world, such as the basis

10
00:00:56,860 --> 00:00:57,040
three.

11
00:00:57,940 --> 00:01:00,880
Here we use the PMA, the step from vigilent.

12
00:01:01,450 --> 00:01:09,400
The other step can communicate with the basis to report via the GPO general-purpose IO protocol provided

13
00:01:09,400 --> 00:01:10,750
by the Pimlott interface.

14
00:01:12,400 --> 00:01:18,100
As does the promoter needs a five world power supply, we use an external five-fold module.

15
00:01:19,570 --> 00:01:24,100
This picture shows the stepmother to set up that we use along this section.

16
00:01:28,350 --> 00:01:36,210
This figure also shows the detailed connections between the people on the basis report the driver signals,

17
00:01:36,210 --> 00:01:43,440
and that's what you can find the PM on the step and stop a motor manual and schematics on the Windows

18
00:01:43,440 --> 00:01:44,130
websites.

19
00:01:46,640 --> 00:01:53,030
Let's have a big picture of the design in the final design consists of two ipis to stop a motor driver

20
00:01:53,030 --> 00:01:55,910
ipe and a step in motor generator.

21
00:02:00,230 --> 00:02:06,710
Now, we should design our stepper motor driver invited us first, let's describe the step and more

22
00:02:06,710 --> 00:02:13,940
to generate a circuit curtain to socialist project with the name of Stepa Underscore Multa underscore

23
00:02:14,210 --> 00:02:17,420
Pol's dash, why the Socialists and choose their supper.

24
00:02:17,420 --> 00:02:21,890
Underscore Malter, underscore Pol's as a design top function.

25
00:02:23,250 --> 00:02:26,760
Don't forget to choose the basis to report as a target FPGA platform.

26
00:02:38,340 --> 00:02:43,650
Download the design files from the resources folder attached to this lecture and add them to the project's.

27
00:02:55,570 --> 00:03:01,780
Open the design stores, find the design is very similar to this single cycle regular Ponza Circuit

28
00:03:01,780 --> 00:03:10,150
explained in the utility section, except here the Paulsboro is one million to create a one hundred

29
00:03:10,150 --> 00:03:12,430
hertz single cycle clock frequency.

30
00:03:15,140 --> 00:03:18,050
Synthesize the code and generate the corresponding IP.

31
00:03:32,470 --> 00:03:37,470
Then we should describe the stop of driver implementing the one phase on metal.

32
00:03:39,130 --> 00:03:45,280
Continue White Socialist Project with the name of a stepa underscore Motter, underscore driver dash

33
00:03:45,280 --> 00:03:51,040
white researchers choose their stepa underscore motha underscore driver as a design top function.

34
00:03:51,400 --> 00:03:55,260
Don't forget to select the basis to report and the target FPGA platform.

35
00:04:09,980 --> 00:04:13,640
Download the design interspeech files and add them to the project.

36
00:04:17,130 --> 00:04:18,340
Open the design source.

37
00:04:21,580 --> 00:04:26,230
As the design has for states and enumeration data type defines them.

38
00:04:27,530 --> 00:04:34,280
Then the design top function with two arguments is the point, the first argument is an input signal

39
00:04:34,400 --> 00:04:36,090
that defines the motor Calexico.

40
00:04:37,040 --> 00:04:42,280
The second argument is a four bit output that provides the motor driving signals.

41
00:04:42,800 --> 00:04:46,310
Then we need a static variable to hold the design state.

42
00:04:46,850 --> 00:04:51,360
This variable will be synthesized into a register in the final hardware.

43
00:04:52,570 --> 00:04:59,230
Two temporary variables save the intermediate values for the state variable and the design on the output.

44
00:04:59,950 --> 00:05:07,030
Now we need a state machine to implement the waveform of the one phase one method explained earlier

45
00:05:07,030 --> 00:05:07,600
in this lecture.

46
00:05:08,290 --> 00:05:11,920
Each state first checks the input motor clock.

47
00:05:12,160 --> 00:05:14,830
If it's one, then it goes to the next state.

48
00:05:15,130 --> 00:05:17,690
Otherwise it stays in the current state.

49
00:05:18,160 --> 00:05:22,270
In addition, in each state, only one output bit is active.

50
00:05:23,270 --> 00:05:28,220
Finally, we should update the state register and send out down to value.

51
00:05:30,890 --> 00:05:33,450
Now, let's have a look at the testimony by.

52
00:05:34,380 --> 00:05:37,680
Two NATO troops are used to call the design.

53
00:05:38,560 --> 00:05:45,820
The outer loop contains 20 iterations in each iteration, it sends a pulse on the motor to the right.

54
00:05:48,170 --> 00:05:54,260
The inner loop contains five iterations during which the multiclass signal is zero.

55
00:05:55,470 --> 00:05:59,760
In summary, these Tunisa groups called the design several times.

56
00:06:01,060 --> 00:06:06,210
Every five clock cycles, they generate one single pulse on the clock signal.

57
00:06:07,640 --> 00:06:10,550
Let's perform the simulation and check it out.

58
00:06:30,940 --> 00:06:36,400
D'Albert shows the to clucking signals, which confirms the design functionality correctness.

59
00:06:40,450 --> 00:06:46,570
After performing the high level sentences, the synthesis report shows that the design follows the risky

60
00:06:46,570 --> 00:06:49,740
design approach as the initiation interval is one.

61
00:06:59,380 --> 00:07:02,200
Now we are ready for the archaeological simulation.

62
00:07:02,860 --> 00:07:09,340
Please don't forget to select the all auction for the dumped rice feature after finishing the archaeological

63
00:07:09,340 --> 00:07:12,340
simulation, successfully opened the way for the.

64
00:07:27,150 --> 00:07:33,450
So the design, input and output signals, along with the design coxing, please ensure that you understand

65
00:07:33,450 --> 00:07:39,660
the analogy between these waveforms and the one phase unmetered waveforms explained earlier in this

66
00:07:39,660 --> 00:07:39,980
lecture.

67
00:08:29,510 --> 00:08:33,620
Now let's explore the afterlife IP and get ready for logic syntheses.

68
00:08:43,130 --> 00:08:49,490
For performing the logic syntheses, create a new Devinder project with the name of a Stepa, underscore

69
00:08:49,490 --> 00:08:56,390
Multa, underscore driver Dasch, we want and choose the basis to report as a target FPGA platform.

70
00:09:11,520 --> 00:09:15,390
A new blog design, then add to Epis to divide the repository.

71
00:09:31,920 --> 00:09:35,710
Stop amort clock pulse and stop him Auto Driver IPD.

72
00:09:40,070 --> 00:09:47,750
Then I types into the design area and connect them together, make the remaining port external and modify

73
00:09:47,760 --> 00:09:49,970
the external port names properly.

74
00:10:18,610 --> 00:10:22,570
Download the design consent for it from the resources folder attached to the.

75
00:10:24,900 --> 00:10:26,520
And add that to the project.

76
00:10:43,050 --> 00:10:49,140
Open the constant fight and change the motto name to motto on that score, signal in the constraint

77
00:10:49,140 --> 00:10:50,340
under the Jayce one.

78
00:10:51,420 --> 00:10:54,060
Now, generally, the bitstream and programmable.

79
00:11:55,680 --> 00:12:01,500
The next lecture will explain the two phase unmetered in each of us to drive our supermoto.

80
00:12:05,800 --> 00:12:12,120
These are our takeaway messages, stepper motors usually work at a higher current than the system both

81
00:12:12,190 --> 00:12:14,520
can typically provide from their logic.

82
00:12:15,250 --> 00:12:20,500
Therefore, a Honda driver should provide enough power and energy for the motor.

83
00:12:23,730 --> 00:12:30,390
S Department of Driver in Etchells requires a pulse generator that usually should generate a frequency

84
00:12:30,390 --> 00:12:35,940
of around one hundred hertz, this frequency determines the speed of the supermoto.

85
00:12:41,180 --> 00:12:46,160
Now the question, why do we need an external five world power supply?