

The design clock usually has a high-frequency and cannot be used to send data over the UART transmission line because of its slow speed. Therefore, another clock signal with a lower frequency should be used. This clock can be generated internally in the UART modules or generated as a separate IP. Generating as a separate IP makes the design flow and debugging more manageable.