1
00:00:01,590 --> 00:00:07,710
What is the proposed structure of the you transmitter and receiver for running on the basis rebought?

2
00:00:07,950 --> 00:00:09,960
This lecture will address this question.

3
00:00:12,290 --> 00:00:19,880
Our transmitter design gets an eight bit data from the slide switches on the board and has a start input

4
00:00:19,880 --> 00:00:24,110
signal connected to a push button whenever we press the push button.

5
00:00:24,680 --> 00:00:29,870
The design reads the data and sends that to the computer through the USB cable.

6
00:00:30,680 --> 00:00:34,720
The computer uses a serial terminal to show the received data.

7
00:00:35,980 --> 00:00:40,080
We use ASCII code for sending characters from the board to the computer.

8
00:00:43,680 --> 00:00:50,880
Do you design also needs a bold regenerated circuit generating regular single cycle pulses.

9
00:00:54,080 --> 00:01:02,120
In summary, the transmitter circuit receives an AP data from slight switches, it also needs a bold

10
00:01:02,120 --> 00:01:09,030
red signal and its start input is connected to a push button through the bouncer and pulse generator

11
00:01:09,030 --> 00:01:09,530
writes.

12
00:01:11,140 --> 00:01:16,780
It sends the data to a computer via USB cable to be shown in a terminal program.

13
00:01:18,490 --> 00:01:25,630
The receiver does the reverse function, which means it receives data from a computer via USB cable

14
00:01:25,780 --> 00:01:27,820
and shows that on the seven segments.

15
00:01:31,300 --> 00:01:37,420
How can we describe the you are transmitter and receiver modules in each of us, the next lecture will

16
00:01:37,420 --> 00:01:38,260
answer this question.

17
00:01:40,670 --> 00:01:46,570
These are our takeaway messages, apart from the design of signal, a short circuit needs a bold red

18
00:01:46,580 --> 00:01:49,820
signal to send a data out or receive the data.

19
00:01:51,470 --> 00:01:58,400
A serial port terminal in a computer can be used to receive and send data from to the you are designed

20
00:01:58,400 --> 00:01:59,660
located in the FPGA.

21
00:02:02,560 --> 00:02:09,490
Now, the quiz question, why do we need a moderate signal in the art design while it receives a clock?