1
00:00:03,290 --> 00:00:08,800
How can a design inform other modules that the sensor data is used in a communication process?

2
00:00:13,090 --> 00:00:15,130
This lecture will cope with this question.

3
00:00:22,270 --> 00:00:28,240
In some cases, it is better that the data generator keeps the data valid until it ensures that the

4
00:00:28,240 --> 00:00:30,090
consumer receives the data.

5
00:00:31,120 --> 00:00:35,150
In this case, it can wait to receive an acknowledged signal from the consumer.

6
00:00:36,370 --> 00:00:43,480
The AP underscored export interface at such a signal to a port it can be applied to the input or output

7
00:00:43,480 --> 00:00:43,960
ports.

8
00:00:47,320 --> 00:00:53,020
This figure shows the timing of waveforms for the acknowledged signals attached to the input and output

9
00:00:53,020 --> 00:01:00,160
ports, when a design reads the data on an input port with an associated acknowledged signal, it activates

10
00:01:00,160 --> 00:01:03,360
the signal to inform the sender of the data consumption.

11
00:01:04,450 --> 00:01:09,880
When the design sends out the data it keeps that is stable until it receives the acknowledged signal,

12
00:01:10,240 --> 00:01:14,620
then it can release the value on the output port or assign any value.

13
00:01:19,470 --> 00:01:25,800
In summary, for input arguments, the design generates an output acknowledge that is active, high

14
00:01:25,830 --> 00:01:27,780
in the cycle when the input is read.

15
00:01:29,150 --> 00:01:35,600
For output arguments, why does such US implements an input acknowledged signal to confirm the output

16
00:01:35,600 --> 00:01:36,070
was already?

17
00:01:40,960 --> 00:01:49,390
The AP underscore Wieldy and AP underscore AKH provide one way handshaking between two modules how can

18
00:01:49,390 --> 00:01:52,870
we provide Two-Way handshaking between two hardware modules?

19
00:01:52,870 --> 00:01:53,850
Invite the specialists.

20
00:01:54,130 --> 00:01:56,170
The next lecture will cope with this question.

21
00:01:58,750 --> 00:02:05,260
These are our takeaway messages in a multi cycle design, the data consumer module should sometimes

22
00:02:05,260 --> 00:02:07,430
inform the sender of sampling to date.

23
00:02:08,080 --> 00:02:11,910
Therefore, there should be a mechanism to acknowledge the received data.

24
00:02:14,180 --> 00:02:20,300
The AP underscored export interface invited socialist and unacknowledged signal to a data port.

25
00:02:23,890 --> 00:02:29,170
Now, the police question considered the following other design, synthesize the code and performed

26
00:02:29,170 --> 00:02:34,870
RTL archaeological simulation and check the underscore X signaling in the waveform window.