1
00:00:02,000 --> 00:00:08,690
How can we control the execution of a hardware module generated by this flow, this lecture will explain

2
00:00:08,690 --> 00:00:13,340
how to read the status of a module or command that to start its task.

3
00:00:17,640 --> 00:00:23,790
Balaklava interface protocols provide the mechanism for controlling the operation of an artificial module

4
00:00:24,060 --> 00:00:30,510
such that other modules and software applications can control an RTL module using the associated block

5
00:00:30,510 --> 00:00:31,500
level interface.

6
00:00:35,730 --> 00:00:41,190
By default, a Balaklava level interface protocol is added to the design, the ports of the block level

7
00:00:41,190 --> 00:00:49,440
interface control when the block can start processing data upon or start indicate when it is ready to

8
00:00:49,440 --> 00:00:50,610
accept new inputs.

9
00:00:50,670 --> 00:00:54,210
AP underscore already and indicate if the design is idle.

10
00:00:54,360 --> 00:00:58,140
I underscore idle or has completed operation.

11
00:00:59,070 --> 00:01:00,360
AP underscored the.

12
00:01:05,090 --> 00:01:11,450
Why does List uses the following interface types to specify whether the article is implemented with

13
00:01:11,450 --> 00:01:13,190
block level handshake signals?

14
00:01:14,130 --> 00:01:22,210
APC, TRL, one, APC, TRL, Leches, APC, Tiaro chain and s accelerate block level handshake signals

15
00:01:22,260 --> 00:01:24,690
specify the following one.

16
00:01:24,690 --> 00:01:30,240
The design kind of start to perform the operation when the operation ends, when the design is idle

17
00:01:30,240 --> 00:01:31,680
and ready for new inputs.

18
00:01:37,130 --> 00:01:43,520
You can specify the level of your protocols and the function or the function return if the key plus

19
00:01:43,520 --> 00:01:49,280
plus code does not returning value, you can easily specify the block level II protocol on the function

20
00:01:49,290 --> 00:01:57,770
return if the C C++ code uses a function, return Y to create an output port API return for the return

21
00:01:57,770 --> 00:01:58,130
value.

22
00:02:02,360 --> 00:02:09,230
The AP city elections block level II protocol is the default, the following figure shows the resulting

23
00:02:09,230 --> 00:02:11,300
article Ports and Behavior.

24
00:02:11,330 --> 00:02:18,770
When White House implements TRL on a function in this example, the function returns a value using the

25
00:02:18,770 --> 00:02:25,910
return statement and pointer, such as creates the AP return output port in the article design if the

26
00:02:25,910 --> 00:02:29,600
function return statement is not included in the C C++ code.

27
00:02:29,780 --> 00:02:31,130
This port is not created.

28
00:02:35,510 --> 00:02:42,370
When they pass, the signal is high, the module is in the recent state and cannot do anything, a low

29
00:02:42,390 --> 00:02:47,630
lying state on the apress, the signal enabled the module to accept the handshake commands.

30
00:02:47,990 --> 00:02:54,530
Now the module is idle and ready to start performing its task whenever it receives a high logic value

31
00:02:54,710 --> 00:02:56,170
on the AP starting point.

32
00:02:56,750 --> 00:03:02,870
One day we started to receive the module puts the API the signal to zero value, indicating the design

33
00:03:02,870 --> 00:03:04,130
is no longer idle.

34
00:03:05,160 --> 00:03:11,160
The module is performing its task and can receive input data and generate output data when it finishes

35
00:03:11,160 --> 00:03:17,880
its task, the AP done goes high and outputs are ready to be read by other modules or software.

36
00:03:22,660 --> 00:03:27,970
The next lecture will demonstrate the global interface signaling through a multi cycle example.

37
00:03:33,380 --> 00:03:39,910
These are our takeaway messages, software functions running on a processor or hardware modules inside

38
00:03:39,930 --> 00:03:48,190
FPGA can control or monitor a natural gas module through block level interface NPC, TRL X is the default

39
00:03:48,200 --> 00:03:49,340
block level interface.

40
00:03:53,610 --> 00:03:59,730
Download the White House high level sentence's user guide, Euge thirteen ninety nine document and in

41
00:03:59,730 --> 00:04:08,070
pages 219 to 212, the study, the AP underscore Citarella, underscore X and AP underscore citral,

42
00:04:08,100 --> 00:04:09,840
underscore chain interfaces.
