1
00:00:02,480 --> 00:00:08,870
What are the different signals and ports added to stop function after syntheses, this lecture will

2
00:00:08,870 --> 00:00:09,920
cope with this question.

3
00:00:13,720 --> 00:00:21,910
Want to create three types of ports on the article design clock and which supports block level ports.

4
00:00:22,920 --> 00:00:25,110
And argument level Pott's.

5
00:00:27,680 --> 00:00:34,790
If the design takes more than one cycle to complete its operation or has a memory cell, then the synthesis

6
00:00:34,790 --> 00:00:39,440
tool adds clock and supports to the generated hardware IP.

7
00:00:42,590 --> 00:00:48,770
There is support is used in an FPGA to restore the registers and block around, connected to the reset

8
00:00:48,980 --> 00:00:52,610
to an initial value any time the reset signal is applied.

9
00:00:53,630 --> 00:01:00,140
The recent sightings include the ability to set the reset polarity and specify whether the reset is

10
00:01:00,140 --> 00:01:07,280
synchronous or asynchronous, but more importantly, it controls through the reset option, which registers

11
00:01:07,400 --> 00:01:10,040
should be reset when the reset signal is applied.

12
00:01:12,690 --> 00:01:17,910
There is an option as for settings, none, nor is it is added to the design.

13
00:01:19,680 --> 00:01:28,080
Control, this is a default and ensures all control registers are assets, control registers are those

14
00:01:28,080 --> 00:01:34,530
used in the state, machines generated by the census tool automatically and to generate ISO protocol

15
00:01:34,530 --> 00:01:35,120
signals.

16
00:01:35,370 --> 00:01:43,020
This setting ensures the design can immediately start its operations state by state disruption and a

17
00:01:43,360 --> 00:01:51,000
to control registers as in the control setting, plus annual registers or memories derived from static

18
00:01:51,000 --> 00:01:52,440
and global variables.

19
00:01:52,440 --> 00:01:59,430
In the second, this setting ensures a static and global variable initialized in the C-code are reset

20
00:01:59,430 --> 00:02:02,920
to their initialized value after the reset is applied.

21
00:02:03,480 --> 00:02:08,670
All this adds a reset to all registers and memories in the design.

22
00:02:13,360 --> 00:02:17,590
Greater control over reason is provided through the reset program.

23
00:02:18,880 --> 00:02:26,200
If a variable is a static or global, the reset program is used to explicitly address it or the variable

24
00:02:26,200 --> 00:02:29,410
can be removed from the reset by turning off the program.

25
00:02:30,010 --> 00:02:35,800
This can be particularly useful when the static or global variables are present in the design.

26
00:02:41,880 --> 00:02:48,300
The clock enabled port can optionally be added to the entire block using solution, solution settings,

27
00:02:48,480 --> 00:02:51,390
general and config interface configuration.

28
00:02:52,050 --> 00:02:59,430
Please be aware that some Xining documents refer to this port as chip enabled instead of Klok enable.

29
00:03:00,560 --> 00:03:04,550
The clock label prevents old clock operations when it is active low.

30
00:03:05,520 --> 00:03:08,220
It disables all sequential operations.

31
00:03:09,180 --> 00:03:13,730
If you want to pose a sequential circuit in a state, then this port is.

32
00:03:17,550 --> 00:03:24,390
By default, a block level interface protocol is added to the design, these signals control the block

33
00:03:24,570 --> 00:03:27,860
independently of any port level IO protocol.

34
00:03:28,500 --> 00:03:36,270
These ports control when the block can start processing data upon the start, indicate when it is ready

35
00:03:36,270 --> 00:03:42,660
to accept new inputs upon risk already and indicate if the design is idle.

36
00:03:42,990 --> 00:03:48,750
API underscore or has completed operation API underscore done.

37
00:03:53,030 --> 00:03:59,330
There are also default interfaces attached to the design top function arguments, for example, in this

38
00:03:59,330 --> 00:04:05,120
code, the input, the scalar arguments, A and B are synthesized into simple input parts.

39
00:04:05,780 --> 00:04:13,490
The pointer output argument O is synthesized into an input port and an output port with a validated

40
00:04:13,490 --> 00:04:13,910
signal.

41
00:04:15,080 --> 00:04:21,320
Later in this course, I will explain all these polls and signals and their associated protocols.

42
00:04:24,970 --> 00:04:29,860
What are the protocols and their associated timing in a black level interface?

43
00:04:30,850 --> 00:04:33,070
The next lecture will call with this question.

44
00:04:36,110 --> 00:04:42,140
These are our takeaway messages, there is that signal behavior can be controlled through solution settings

45
00:04:42,650 --> 00:04:49,400
and adding the corresponding pragma in the code, I tell us to consider the default interface for block

46
00:04:49,520 --> 00:04:52,120
and each argument if you don't define them.

47
00:04:55,540 --> 00:05:01,900
Now, the quiz question, what is the difference between control and state registers in an description?