1
00:00:03,550 --> 00:00:09,940
Multiskilled digital circuits, which cannot finish their tasks in a single cycle, usually need the

2
00:00:09,940 --> 00:00:13,920
communication protocol to exchange data with other modules.

3
00:00:14,800 --> 00:00:19,240
The protocols guarantee safe data generation and consumption.

4
00:00:20,750 --> 00:00:28,190
In a simple form, these communication protocols should define when they generated data is valid and

5
00:00:28,190 --> 00:00:29,420
when it is concealed.

6
00:00:30,540 --> 00:00:37,500
There is a wide range of communication protocols used in the industry, this section will explain some

7
00:00:37,500 --> 00:00:44,130
of the protocols and interfaces assigned to top function ports to provide a kind of hand checking mechanism

8
00:00:44,340 --> 00:00:46,840
between hardware modules in Etchells.

9
00:00:52,700 --> 00:00:58,060
This section's main goal is to understand the block and port level interfaces in Etchells.

10
00:01:00,640 --> 00:01:07,600
To achieve this goal, this section first explain the pros and cons of risky design approach, the multi

11
00:01:07,600 --> 00:01:12,660
cycle design approach can be used to cope with the limitation of Askey design flaw.

12
00:01:13,480 --> 00:01:20,020
However, data communication between a motorcycle design approach with other modules would be a challenge

13
00:01:20,650 --> 00:01:22,120
to cope with this challenge.

14
00:01:22,450 --> 00:01:28,480
This section will introduce a block level interface along with a couple of port level interfaces.

15
00:01:28,480 --> 00:01:29,650
Invite a specialist.

16
00:01:34,230 --> 00:01:40,500
These are the objectives of this section, understanding the design structure and the timing protocol

17
00:01:40,620 --> 00:01:47,040
associated with the block and port level interfaces in Etchells using the interface synthesis concept,

18
00:01:47,040 --> 00:01:52,320
invited suchness to provide communication between a multi cycle design and other modules.

19
00:01:56,900 --> 00:02:04,570
This section consists of 10 lectures, this video as the first lecture clarifies the goal of this section

20
00:02:04,610 --> 00:02:11,720
and it's to search the next lecture will explain the pros and cons of the key design flaw and give them

21
00:02:11,720 --> 00:02:15,260
motivation for the ideas proposed in the rest of this section.

22
00:02:16,780 --> 00:02:23,620
Letter three defines the concept of port interfaces in class after understanding the interface concept

23
00:02:23,620 --> 00:02:30,190
initialised, Lecture four will explain the interface synthesis process in water such as the block level

24
00:02:30,190 --> 00:02:38,260
interface will be defined in lecture using a simple floating point accumulator as a motorcycle design

25
00:02:38,680 --> 00:02:39,090
lecture.

26
00:02:39,100 --> 00:02:45,040
Six will go through the details of the block level interface invite to this lecture.

27
00:02:45,040 --> 00:02:49,840
Seven explains the concept of a valid signal in the actual asport interface.

28
00:02:50,710 --> 00:02:56,290
The acknowledgement process associated with ports will be explained in the eighth lecture.

29
00:02:57,290 --> 00:03:02,960
Lecture nine will discuss the two way handshaking in parliament and with the natural asport interface.

30
00:03:03,980 --> 00:03:10,070
The last lecture, as usual, gives you a couple of exercises to master the techniques explained throughout

31
00:03:10,070 --> 00:03:10,640
this section.

32
00:03:15,330 --> 00:03:20,750
After finishing this session, you will be able to understand the concept of interface sentences initialised,

33
00:03:21,150 --> 00:03:26,790
use the block level and court level interfaces, introduce invites in your designs.

34
00:03:31,420 --> 00:03:36,940
The next lecture will explain the pros and cons of the risky design approach to motivate the techniques

35
00:03:36,940 --> 00:03:38,740
explained in the rest of this section.

36
00:03:42,970 --> 00:03:48,940
These are our takeaway messages to cope with some challenges in the design flaw, multi cycle design

37
00:03:48,940 --> 00:03:50,220
techniques should be used.

38
00:03:52,350 --> 00:03:59,010
A motorcycle designed circuit requires a couple of interfaces and their associated protocols to communicate

39
00:03:59,010 --> 00:03:59,970
with other modules.

40
00:04:04,790 --> 00:04:11,450
Now the question, why do we need a port interface and its associated hand checking mechanism for data

41
00:04:11,450 --> 00:04:13,610
exchange between two hardware module?