

1 High-Level Synthesis in FPGA, Pat 2 – Sequential Circuits

7Segment-Four-Digit Counter: Quiz Solution www.highlevel-synthesis.com

If we remove the pipeline optimisation pragma, then the initiation interval becomes 18, which means the design will miss some of the input pulses commanding the design to load, up-count, or down-count.

