

1 High-Level Synthesis in FPGA, Pat 2 – Sequential Circuits

If you have a look at the Analysis perspective, you can see that the 7-segment signals gets their value in the second cycle.

