

1 Digital System Design with High-Level Synthesis for FPGA

Sequential Circuits

As the design's latency is 2, then adding `#pragma HLS PIPELINE II=2` to the code means it is not pipelined as the design finishes its current task before receiving the next input.

The following figure shows the analysis perspective after high-level synthesis.

