



Table of Contents

- Revision History.....2**
- Chapter 1: Using Vitis HLS..... 6**
 - Introduction to Vitis HLS.....6
 - Launching Vitis HLS..... 12
 - Vitis HLS Process Overview..... 16
 - Creating a New Vitis HLS Project..... 18
 - Verifying Code with C Simulation.....38
 - Synthesizing the Code..... 51
 - Analyzing the Results of Synthesis.....55
 - Optimizing the HLS Project..... 63
 - C/RTL Co-Simulation in Vitis HLS.....72
 - Exporting the RTL Design.....87
 - Running Vitis HLS from the Command Line..... 93
- Chapter 2: Programming for Vitis HLS.....95**
 - Vitis HLS Coding Styles..... 95
 - Managing Interface Synthesis..... 177
 - Optimization Techniques in Vitis HLS..... 220
- Chapter 3: Command Reference..... 293**
 - vitis_hls Command..... 293
 - Project Commands.....294
 - Configuration Commands.....313
 - Optimization Directives..... 327
 - HLS Pragmas.....363
- Chapter 4: AXI4-Lite Slave C Driver Reference..... 408**
 - XDut_Initialize..... 410
 - XDut_CfgInitialize..... 410
 - XDut_LookupConfig..... 411
 - XDut_Release..... 411
 - XDut_Start..... 411



XDut_IsDone.....	412
XDut_IsIdle.....	412
XDut_IsReady.....	412
XDut_Continue.....	413
XDut_EnableAutoRestart.....	413
XDut_DisableAutoRestart.....	414
XDut_Set_ARG.....	414
XDut_Set_ARG_vld.....	414
XDut_Set_ARG_ack.....	415
XDut_Get_ARG.....	415
XDut_Get_ARG_vld.....	415
XDut_Get_ARG_ack.....	416
XDut_Get_ARG_BaseAddress.....	416
XDut_Get_ARG_HighAddress.....	416
XDut_Get_ARG_TotalBytes.....	417
XDut_Get_ARG_BitWidth.....	417
XDut_Get_ARG_Depth.....	418
XDut_Write_ARG_Words.....	418
XDut_Read_ARG_Words.....	419
XDut_Write_ARG_Bytes.....	419
XDut_Read_ARG_Bytes.....	420
XDut_InterruptGlobalEnable.....	420
XDut_InterruptGlobalDisable.....	420
XDut_InterruptEnable.....	421
XDut_InterruptDisable.....	421
XDut_InterruptClear.....	422
XDut_InterruptGetEnabled.....	422
XDut_InterruptGetStatus.....	422
Chapter 5: Vitis HLS Libraries Reference.....	424
Arbitrary Precision Data Types Library.....	424
Vitis HLS Math Library.....	475
HLS Stream Library.....	485
HLS IP Libraries.....	494
Appendix A: Additional Resources and Legal Notices.....	518
Xilinx Resources.....	518
Documentation Navigator and Design Hubs.....	518
References.....	518

3 High-Level Synthesis in FPGA, Pat 2 – Sequential Circuits

Prologue: Course Structure: Quiz Solution

www.highlevel-synthesis.com

4 High-Level Synthesis in FPGA, Pat 2 – Sequential Circuits

Prologue: Course Structure: Quiz Solution

www.highlevel-synthesis.com
