0
1
00:00:00,920 --> 00:00:07,040
Conditional statements are fundamental techniques in describing a decision-making process used in simple 
1

2
00:00:07,040 --> 00:00:09,380
designs and sophisticated algorithms. 
2

3
00:00:09,950 --> 00:00:15,200
This section explains the conditional statements in HLS and the relation between the corresponding 
3

4
00:00:15,200 --> 00:00:17,360
software and hardware components.
4

5
00:00:20,460 --> 00:00:25,760
Selection among several options is one of the fundamental concepts in combinational logic. 
5

6
00:00:27,370 --> 00:00:33,150
Multiplexers are the main hardware components used to implement decision-making processes described
6

7
00:00:33,150 --> 00:00:36,340
in HLS by if-then-else and switch-case statements.
7

8
00:00:38,610 --> 00:00:44,310
In this section, I am going to focus on synthesising conditional statements into combinational circuits.
8

9
00:00:46,950 --> 00:00:53,280
This section consists of nine lectures. The current lecture introduces the section. The next lecture
9

10
00:00:53,400 --> 00:00:56,960
will explain how to describe conditional statements in software and hardware. 
10

11
00:00:57,750 --> 00:01:03,630
I will show that if-statements in software and switches in hardware can implement simple decision-making 
11

12
00:01:03,630 --> 00:01:04,800
processes in a code.
12

13
00:01:07,220 --> 00:01:13,640
Lecture 3 will introduce the multiplexer hardware module, implemented by basic logic gates including
13

14
00:01:13,640 --> 00:01:20,690
AND, OR, and NOT, to implement a conditional statement in digital design.  The general form of the multiplexer 
14

15
00:01:20,960 --> 00:01:25,370
to implement sophisticated conditional statements is explained in the fourth lecture.
15

16
00:01:25,940 --> 00:01:31,010
The fifth lecture will describe three different coding techniques in HLS to represent a multiplexer.
16

17
00:01:32,450 --> 00:01:38,660
Lecture 6 will explain Encoder and Decoder design modules which are used in hardware to transform 
17

18
00:01:38,660 --> 00:01:44,330
data forms. The lecture will also explain how to describe these hardware modules in HLS using 
18

19
00:01:44,330 --> 00:01:50,420
conditional statements. Putting together all the concepts of this section, lecture seven will implement
19

20
00:01:50,420 --> 00:01:54,980
an instructive example called Leading One. Lecture 8 will implement 
20

21
00:01:54,980 --> 00:01:57,590
the leading one example in Vivado-HLS toolset.
21

22
00:01:58,400 --> 00:02:04,400
Finally, the last lecture will give a couple of design exercises to master all the concepts you 
22

23
00:02:04,400 --> 00:02:06,260
have been learning throughout this section.