0
1
00:00:02,830 --> 00:00:06,010
This video is the first lecture of the Basic Input-Output section. 
1

2
00:00:07,170 --> 00:00:12,930
In the previous section, we learned about the basic output mechanism in Basys3 board by developing 
2

3
00:00:12,930 --> 00:00:14,580
a simple HLS C function 
3

4
00:00:14,600 --> 00:00:17,990
that writes a fixed pattern on the LEDs. In this section, 
4

5
00:00:18,120 --> 00:00:21,920
I am going to explain the basic input mechanism on Basys3 board.
5

6
00:00:25,840 --> 00:00:31,450
In the previous section, I mentioned the primary goals of logic circuits that are processing data and 
6

7
00:00:31,450 --> 00:00:37,660
controlling a wide range of systems. To achieve these goals, a logic circuit should perform three tasks: 
7

8
00:00:38,020 --> 00:00:43,240
receive or generate data, process data and send the results out. 
8

9
00:00:43,780 --> 00:00:48,340
In this section, we are going to consider both input and output peripherals. 
9

10
00:00:50,550 --> 00:00:56,610
Slide switches are considered as the peripherals that generate data and LEDs are the devices that 
10

11
00:00:56,610 --> 00:01:03,060
consume data. In this section, we are going to design a digital circuit that sends the data, generated
11

12
00:01:03,060 --> 00:01:07,900
by the slide switches, to the LEDs on the Basys3 board. The circuit inside
12

13
00:01:07,920 --> 00:01:12,660
the FPGA is as simple as a set of wires that connects the switches to LEDs.
13

14
00:01:14,400 --> 00:01:20,730
In This Section, You Will Learn How to receive and send data in a logic circuit,  How to use HLS design 
14

15
00:01:20,730 --> 00:01:26,970
flow to describe such a design, Use the Xilinx Vivado to generate a bitstream for a design with
15

16
00:01:26,970 --> 00:01:32,300
inputs and outputs, Program the Basys3 board and set the input data and check the outputs.
16

17
00:01:34,190 --> 00:01:38,270
Let's review the section structure. This section consists of seven lectures. 
17

18
00:01:39,310 --> 00:01:41,890
The current lecture is the introduction to this section.
18

19
00:01:43,070 --> 00:01:48,680
The next lecture talks about the switches and LEDs configuration on the Basys3 board. In the third 
19

20
00:01:48,680 --> 00:01:53,810
lecture of this section, I will talk about the structure of the design that transfers the switches 
20

21
00:01:53,810 --> 00:01:55,060
states to the LEDs.
21

22
00:01:56,740 --> 00:02:00,970
Lecture 4 gives more details on HLS design ports and interfaces.
22

23
00:02:02,130 --> 00:02:09,450
Lecture 5 is organised as a LAB to develop our design in Vivado-HLS. In Lecture 6, I will talk 
23

24
00:02:09,450 --> 00:02:11,400
about generating the FPGA bitstream.
24

25
00:02:12,470 --> 00:02:18,110
Finally, the last lecture gives some exercises that you can practice the concepts explained during 
25

26
00:02:18,110 --> 00:02:18,590
this section.
26

27
00:02:20,400 --> 00:02:25,830
What is the configuration of slide switches and LEDs on the basys three board? The next lecture will cope 
27

28
00:02:25,830 --> 00:02:26,570
with this question.