0
1
00:00:00,790 --> 00:00:06,850
Building a simple LAB environment to implement and examine the HSL concepts explained throughout this course 
1

2
00:00:07,030 --> 00:00:08,650
is the main concern of this section.
2

3
00:00:10,740 --> 00:00:17,070
These are the software and hardware components that we need in this course.  A laptop or desktop computer 
3

4
00:00:17,070 --> 00:00:18,150
with a USB port.
4

5
00:00:19,510 --> 00:00:24,580
A Basys3 evaluation board and a micro-USB cable to connect that to the computer
5

6
00:00:26,590 --> 00:00:29,380
And the Xilinx Vivado-Hlx toolset.
6

7
00:00:31,350 --> 00:00:37,410
I have tried to keep this list simple. Therefore, a large group of students, researchers and hobbyists 
7

8
00:00:37,410 --> 00:00:39,960
can build the lab and learn the exciting concepts of HLS.  
8

9
00:00:40,980 --> 00:00:47,430
However, if you have other Xilinx boards, still you can follow the course only with minimum modifications 
9

10
00:00:47,430 --> 00:00:52,860
in the constraints file in the Vivado Design Suite before generating the final FPGA bitstream file. 
10

11
00:00:54,350 --> 00:00:58,490
All you need is installing the Xilinx Vivado-HLx on your computer 
11

12
00:00:59,560 --> 00:01:06,540
and connect the Basys3 board to it. Now you are ready to dive in and design hardware with the HLS approach.
12

13
00:01:07,880 --> 00:01:13,670
To make sure that you have a proper setup, this section gives you the big picture of the environment, 
13

14
00:01:13,970 --> 00:01:18,500
the relationship between components, and guides you through the installation steps.
14

15
00:01:20,780 --> 00:01:23,030
This section consists of five lectures.
15

16
00:01:24,170 --> 00:01:30,140
This lecture introduces the section. The next lecture will explain some of the features available by 
16

17
00:01:30,140 --> 00:01:34,720
the Xilinx Vivado-HLx toolset and give you a big picture of the tool usage.
17

18
00:01:37,130 --> 00:01:43,220
More details of each step in synthesising a code in Voivado-HLx are explained in Lecture three. 
18

19
00:01:46,570 --> 00:01:52,090
In Lecture 4, we will download the toolset from the Xilinx web site and install that on our PC or 
19

20
00:01:52,090 --> 00:01:52,510
laptop.
20

21
00:01:53,500 --> 00:01:59,800
Finally, the last lecture will explain how to test the lab environment to make sure it is ready to 
21

22
00:01:59,800 --> 00:02:01,210
be used throughout the course.