


# FPGA Design with Matlab & Simulink



Course Prepared by  
Digitronix Nepal  
[www.digitronixnepal.com](http://www.digitronixnepal.com)  
Email: [digitronixnepali@gmail.com](mailto:digitronixnepali@gmail.com)



XILINX  
SYSTEM  
GENERATOR™  
For DSP

## Sections and Lecturers of the Course:

### **Section 1. Installing Matlab/Simulink and Xilinx VIVADO/ISE Design Suit**

Lecture 1 : Downloading and Intalling Matlab/Simulink and Xilinx ISE

Lecture 2 : Version Compatibility for Matlab/Simulink and ISE/VIVADO

### **Section 2. Introduction to Matlab/Simulink and HDL Coder/System Generator**

Lecture 1 : Matlab and Simulink Introduction

Lecture 2 : HDL Coder and System Generator Introduction

Lecture 3 : Program Xilinx Zynq SoC Devices with Embedded Coder and HDL Coder

Lecture 4 : Program Xilinx FPGAs Using HDL Coder with Xilinx System Generator

### **Section 3. Basic Project with System Generator and FPGA**

Lecture 1 : Setting up FPGA and JTAG configuration (Adding your Board) to Sys Gen.

Lecture 2 : Dump in to Spartan 3E FPGA

Lecture 3 : Dump in to Zynq FPGA (Zedboard/Zybo)

## Sections and Lectures of the Course: Continue...



### Section 4. Advance Design with HDL Coder

Lecture 1 : Running an audio filter on live audio input using a Zynq board

Lecture 2 : Resettable Subsystem Support in HDL Coder

Lecture 3 : Creating IP on Matworks HDL Coder: LMS Noise Filter

# Lecture 3: Creating IP with HDL Coder and Vivado Design Suite

## (Creating LMS Noise Filter IP)

Download & Extract the Attachment from the “Resource Available” Section on Dashboard  
“Section 4 hdl\_coder\_lms\_sources”

# What is an IP core?

- An IP(intellectual property) core is a functional block of logic or data that is used in making a FPGA or ASIC for a product.
- IP cores can be reused in many designs.
- IP cores fall into three categories:
  - Hard cores: Hard cores are physical manifestations of IP design. These are best for plug-and-play applications are less portable and flexible than the other two types of cores.
  - Firm cores: Firm cores or semi-hard cores also carry placement data but are configurable to various applications.
  - Soft cores: Soft cores is the most flexible of the three and they exist either as a netlist or HDL code.
- UARTs, Ethernet controllers, PCI interfaces, CPUs are examples of IP cores.

INNOVATION FROM ENGINEERS...

# HDL Coder

- HDL coder is a Matlab tool that generates portable, synthesizable HDL code from Matlab functions and Simulink models.
- This HDL code generated by HDL coder can be used for FPGA programming.
- HDL Coder provides a workflow advisor that automates the programming Xilinx and Intel FPGAs.
- It can help us to control HDL architecture and implementation, highlight critical paths and generate hardware resource utilization estimates.

Innovation from Engineers...

# Configuring HDL coder in Matlab/Simulink and ISE 14.7 (we will show for Vivado later)

1. Recommended Version of MATLAB R2015a for ISE 14.7
2. Download and Install Xilinx ISE 14.7 (if you don't have)
3. Using windows explorer locate the Xilinx ISE Application within your local directory it might as: C:\Xilinx\14.7\ISE\_DS\ISE\bin\nt\ise.exe

While our installation directory is: E:\Xilinx\14.7\ISE\_DS\ISE\bin\nt, but we are showing now for above directory location for your setup.

4. Copy the address to the clipboard and open MATLAB. In MATLAB Command Window enter the following function: (command also shown in next slide)

```
hdlsetuptoolpath('ToolName','Xilinx ISE', 'ToolPath', 'C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\ise.exe')
```

5. Successfully setting up the HDL Toolpath will result following result (shown in next slide)

Innovation from Engineers...

# Configuring HDL coder in Matlab/Simulink and ISE 14.7 (we will show for Vivado later)

6. Successfully setting up the HDL Toolpath will result following result

```
>> hdlsetuptoolpath('ToolName', 'Xilinx ISE', 'ToolPath', 'C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\ise.exe')
Setting XILINX environment variable to:
C:\Xilinx\14.7\ISE_DS\ISE
Setting XILINX_EDK environment variable to:
C:\Xilinx\14.7\ISE_DS\EDK
Setting XILINX_PLANAHEAD environment variable to:
C:\Xilinx\14.7\ISE_DS\PlanAhead
```


7. Now HDL coder can be used to Synthesize HDL code for Xilinx Platform. Now download the folder we have provided on video in “C:\MATLAB FPGA” folder.

8. Now change the working directory of Matlab,


As shown in the figure



9. Open LMS simulnk model,  
By double click on lms.slx



10. You will see following Simulink Model



# Configuring HDL Coder with VIVADO

(This Library are Not Needed for this session!!!)

The MathWorks Zynq 700 support packages need to be installed while need to design with Zynq based Simulink Block as Zynq Block:

- [Embedded Coder Support Package for Xilinx Zynq-7000 Platform - File Exchange - MATLAB Central](#)
- [HDL Coder Support Package for Xilinx Zynq-7000 Platform - File Exchange - MATLAB Central](#)

Innovation from Engineers...

# Configuring HDL coder in Matlab/Simulink and VIVADO Design Suit 2017.2

1. Recommended Version of MATLAB 2016a,2016b,2017a for VIVADO 2017.2 (but we are showing with MATLAB R2013b however you can follow recommended one)
2. Download and Install Xilinx VIVADO 2017.2 or (if you don't have)
3. Using windows explorer locate the Xilinx VIVADO Application within your local directory it might as: **C:\Xilinx\Vivado\2017.2\bin\Vivado.bat**  
which is: `PATH_TO_YOUR_VIVADO.BAT_FOR_2017_2`
4. Copy the address to the clipboard and open MATLAB. In MATLAB Command Window enter the following function: (command also shown in next slide)

```
>>hdlsetuptoolpath('ToolName','Xilinx Vivado', 'ToolPath','C:\Xilinx\Vivado\2017.2\bin\Vivado.bat');
```

# Configuring HDL coder in Matlab/Simulink and VIVADO Design Suit 2017.2

6. Successfully setting up the HDL Toolpath will result following result

7. Now HDL coder can be used to Synthesize HDL code for Xilinx Platform. Now download the folder we have provided on video in “C:\MATLAB\_FPGA” folder.


8. Now change the working directory of Matlab,

As shown in the figure




9. Open LMS simulnk model,

By double click on lms.slx




10. You will see following Simulink Model




# Simulink Model: Explanation

- A **Sine Wave** block which generates tonal noise.
- A **From Workspace** block which imports the audio samples from the MATLAB workspace.
- To generate HDL code for the Simulink LMS model using HDL coder, input to the system must be in fixed point numerical format.
- So there are two **Data Type Conversion** blocks for converting corrupt audio signal and tonal noise in to fixed point.
- Two **To workspace** are used to show LMS output and corrupt audio signal.




# Generating HDL code



- We will use this model to generate HDL code
- We will generate HDL code for LMS subsystem.


Engineers...

# Generating HDL code




- Before generating HDL code, LMS subsystem must be an atomic subsystem.
- Right Click on LMS subsystem and select Block Parameters(Subsystem) option.
- Then a dialog box shown on left opens.
- Tick option “Treat as atomic unit” and then ok.
- In Simulink Subsystems can be virtual or atomic. Simulink ignores virtual subsystem boundaries when determining block update order. By contrast, Simulink executes all blocks within an atomic subsystem before moving on to the next block.
- So if we select “Treat as atomic unit” option when it comes time to execute the subsystem, Simulink executes all blocks within the subsystem before executing any other block at the same level as the subsystem block.

# HDL Workflow Advisor



- Right-Click LMS Subsystem and Select HDL Code>HDL Workflow Advisor
- HDL workflow dialog box will open as shown in the figure.
- The HDL Workflow Advisor guides you through the steps required to generate RTL code for your design

# HDL Workflow Advisor



- In the left panel, expand Set Target and select 1.1 Set Target Device and Synthesis Tool.
- In the Input Parameters, select IP Core Generation as Target workflow and Generic Xilinx Platform as the Target platform as shown in figure.
- Click Run This Task to apply the settings.

# HDL Workflow Advisor


The screenshot shows the HDL Workflow Advisor application window. The title bar reads 'HDL Workflow Advisor - lms/LMS'. The menu bar includes 'File', 'Edit', 'Run', 'Settings', and 'Help'. A search bar is present with the text 'Find:'. The left sidebar shows a tree view of tasks: 'HDL Workflow Advisor', '1. Set Target', '^1.1. Set Target Device and Synthesis Tool', '^1.2. Set Target Interface' (highlighted), '2. Prepare Model For HDL Code Generation', and '3. HDL Code Generation'. The main workspace displays the '1.2. Set Target Interface' task. It includes a section for 'Analysis (^Triggers Update Diagram)' with the instruction 'Set target interface for HDL code generation'. Below this is an 'Input Parameters' section with a dropdown for 'Processor/FPGA synchronization' set to 'Coprocessing - blocking'. A 'Target platform interface table' is shown with the following data:

Port Name	Port Type	Data Type	Target Platform Interfaces	Bit Ra
x(k)	Inport	sfix16_E...	AXI4-Lite	x"100"
d(k)	Inport	sfix16_E...	AXI4-Lite	x"104"
e(k)	Output	sfix16_E...	AXI4-Lite	x"108"

At the bottom of the task pane, there is a 'Run This Task' button, a 'Result:' indicator showing 'Not Run', and 'Help' and 'Apply' buttons.


- Select Set Target Interface and specify the target interface for HDL code generation.
- Select Coprocessing-blocking as the Processor/FPGA synchronization.
- This will automatically infer an AXI4-Lite interface for all ports in the design, and specify a memory address for each.
- Click Run This Task to apply the settings.

# HDL Workflow Advisor




- Now expand Prepare Model for HDL Code Generation in the left panel and select Check Global Settings.
- Click Run This Task to check the model-level settings.
- If this step fails, click Modify All to allow HDL Workflow Advisor to modify the settings.
- Now this step should pass and you will be presented with a table of results.

# HDL Workflow Advisor



- 2.2 Check Algebraic Loops, 2.3 Check Block Compatibility and 2.4 Check Sample Times are all checking operations and can be performed in batch
- Right-click on Check Sample Times in the left hand pane and select Run to Selected Task.
- This will perform checks one after another till check sample times is completed.

# HDL Workflow Advisor



- Expand HDL Code Generation in the left pane, and further expand Set Code Generation Options.
- Click on Set Basic Options
- Select VHDL as the Language in the Target pane.
- Select Set Advanced options. Here we can specify more advanced options for the HDL code.
- We will leave all defaults for now.
- Right Click on Set Advanced Options and select Run to Selected Task.

# HDL Workflow Advisor

HDL Workflow Advisor - lms/LMS

File Edit Run Settings Help

Find:

HDL Workflow Advisor

- 1. Set Target
  - ^1.1. Set Target Device and Synthesis Tool
  - ^1.2. Set Target Interface
- 2. Prepare Model For HDL Code Generation
  - 2.1. Check Global Settings
  - ^2.2. Check Algebraic Loops
  - ^2.3. Check Block Compatibility
  - ^2.4. Check Sample Times
- 3. HDL Code Generation
  - 3.1. Set Code Generation Options
    - 3.1.1. Set Basic Options
    - 3.1.2. Set Advanced Options
  - ^3.2. Generate RTL Code and IP Core**

**3.2. Generate RTL Code and IP Core**

Analysis (^Triggers Update Diagram)

Generate RTL code and IP core for embedded system

Input Parameters

IP core name:

IP core version:

IP core folder:

Generate IP core report

Result:

Click **Run This Task.**


➤ Select Generate RTL code and IP core from the left hand panel.

➤ This step will generate HDL code for our LMS IP core.

➤ Set the IP core name as lms\_pcore and Click Run This Task.

m Engineers...


# IP Packager



Vivado Design Suite IP Design Flow

- The Vivado Design Suite provides an IP-centric design flow that helps you quickly turn designs and algorithms into reusable IP.
- As shown in the following figure, the Vivado IP catalog is a unified IP repository that provides the framework for the IP-centric design flow. This catalog consolidates IP from all sources including Xilinx® IP, IP obtained from third parties, and end-user designs targeted for reuse as IP into a single environment.
- The Vivado IP packager tool is a unique design reuse feature based on the IP-XACT standard. The IP packager tool provides any Vivado user the ability to package a design at any stage of the design flow and deploy the core as system-level IP.

# Creating New Project



New Project

**Project Name**  
Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

Create project subdirectory

Project will be created at: E:/.../The\_Zynq\_Book\_Tutorial\_Sources/Sources/lms\_packaging

? < Back Next > Finish Cancel

- Launch Vivado and create a new project called `lms_packaging` at any location, ensuring that the option to create a project subdirectory is selected.
- Also select VHDL as the target language and Zedboard as the default part.


from Engineers...

# Creating New Project

New Project

**Project Type**  
Specify the type of project to create.

- RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.  
 Do not specify sources at this time
- Post-synthesis Project**: You will be able to add sources, view device resources, run design analysis, planning and implementation.  
 Do not specify sources at this time
- I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.
- Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project**  
Create a new Vivado project from a predefined template.



New Project

**Default Part**  
Choose a default Xilinx part or board for your project. This can be changed later.

Select

**Filter/ Preview**

Vendor: All  
Display Name: All  
Board Rev: Latest

Search:

Display Name	Vendor	Board Rev	Part	I/C
ZedBoard Zynq Evaluation and Development Kit	em.avnet.com	d	xc7z020d1g484-1	48
Artix-7 AC701 Evaluation Platform	xilinx.com	1.1	xc7a200t1bg676-2	67
Kintex-7 KC705 Evaluation Platform	xilinx.com	1.1	xc7k325t1fg900-2	90
Kintex-UltraScale KCU105 Evaluation Platform	xilinx.com	1.0	xc7k040-ffva1156-2-e	11

No Board Connectors

# Creating New Project

The screenshot shows the Vivado 2017.2 Project Manager window. The 'Sources' panel is active, showing a tree view with 'Design Sources', 'Constraints', and 'Simulation Sources'. The 'Project Summary' panel displays the following information:

- Project name: Ims\_packaging
- Project location: E:/The\_Zynq\_Book\_Tutorials\_Sep\_14/The\_Zynq\_Book\_Tutorial\_Sources/Sources/Ims\_packaging
- Product family: Zynq-7000
- Project part: ZedBoard Zynq Evaluation and Development Kit (xc7z020clg484-1)
- Top module name: Not defined
- Target language: Verilog
- Simulator language: Mixed

The 'Board Part' section shows:






- Display name: ZedBoard Zynq Evaluation and Development Kit
- Board part name: em.avnet.com:zed:part0:1.3
- Connectors: (empty)
- Repository path: C:/Xilinx/Vivado/2017.2/data/hboards/hboard\_files

The 'Design Runs' table at the bottom shows the following data:




Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	Start	Elapsed	Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Impl)

- After Creating Project we get to Window as shown in the figure.
- Now Select Tools>Create and Package IP from menu bar and Click Next
- Select the option to Package a specified directory and click Next.
- Enter location where you stored Ims\_pcore\_v1\_00\_a as the IP Location. In this case it is E:/The\_Zynq\_Book\_Tutorials\_Sep\_14/The\_Zynq\_Book\_Tutorial\_Sources/Sources/hdl\_coder\_Ims/hdl\_prj/ipcore/Ims\_pcore\_v1\_00\_a

ngineers..



# IP Packaging



- Click Next to move to Edit in IP Packager Project Name dialogue and click Next to accept the default Project Name and Project Location
- At Summary window, click Finish to launch IP Packager

# IP Packaging Window

ip\_project - [e:/the\_zynq\_book\_tutorials\_sep\_14/the\_zynq\_book\_tutorial\_sources/sources/lms\_packaging/lms\_packaging.tmp/ip\_project.xpr] - Vivado 2017.2

File Edit Flow Tools Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - ip\_project

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- Package IP

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEB

Sources

- Design Sources (2)
  - lms\_pcore(rtl) (lms\_pcore.vhd) (3)
  - IP-XACT (1)
- Constraints
- Simulation Sources (1)

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary Package IP - lms\_pcore

Packaging Steps

- Identification
- Compatibility
- File Groups
- Ports and Interfaces
- Addressing and Memory
- Customization GUI
- Review and Package

Customization Parameters

Identification

Vendor: xilinx.com

Library: user

Name: lms\_pcore

Version: 1.0

Display name: lms\_pcore\_v1\_0

Description: lms\_pcore\_v1\_0

Vendor display name:

Company url:


Root directory: e:/The\_Zynq\_Book\_Tutorials\_Sep\_14/The\_Zynq\_Book\_Tutorial\_Sources/Sources/hdl\_coc

Xml file name: e:/The\_Zynq\_Book\_Tutorials\_Sep\_14/The\_Zynq\_Book\_Tutorial\_Sources/Sources/hdl\_coc

Tcl Console Messages Log Reports Design Runs


Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2017)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementa

# IP Packaging Window



- In the left hand panel of the IP Packager window, select IP Ports and Interfaces.
- The IP Interfaces panel will open, and you should see that IP Packager has identified the individual AXI ports, but has not inferred and AXI Interface
- Right Click on a blank section of IP ports and Interfaces pane, and select Auto Infer Interface.

# Auto Infer Interface



- The Auto Infer Interface Chooser window will open.
- Select aximm\_rtl from the list, as shown in the figure and click ok.
- The individual AXI ports in our design will be mapped to an AXILite interface.

from Engineers...

# IP Addressing and Memory

The screenshot shows the 'Addressing and Memory' configuration window. The left-hand panel lists 'Packaging Steps' with 'Addressing and Memory' selected. The main area displays the 'AXI\_Lite' component and an 'Address Blocks' table.


Name	Display Name	Description
AXI_Lite		

Name	Display Na...	Descripti...	Base Addre...	Range	Range Depend...
reg0			0	4294967296	

- Select IP Addressing and Memory from the left hand panel.
- Here IP packager has incorrectly specified an address Range of 4294967296.
- Click on the Range, and change the value to 32

# Package IP



- Select Review and Package from the left hand menu.
- Review the information provided, and click Package IP.
- After this you will get a window to close the project, you can click yes.

# Import that Packaged IP on VIVADO IP Catalog

- i. Goto project settings in VIVADO, go to IP→Repository Manager
- ii. Add the repository, where that recent VIVADO IP packaged
- iii. Refresh will show the IP on that Menu
- iv. Go to IP catalog and search your IP “lms\_pcore\_v1\_0” or you can directly import your IP to Block Design.
- v. Now integration of lms\_pcore\_v1\_0 can be done with other master block as Processing System (for Zynq based Design) or Microblaze.

*Let's go to MATLAB/Simulink  
and then VIVADO  
for Lab Session*

Innovation from Engineers...

*Thank* You!

Innovation from Engineers...