1
00:00:00,150 --> 00:00:06,720
So let strike one lasting memory, we that we have an invite this irate so for this demonstration,

2
00:00:06,720 --> 00:00:13,230
what we're going to do is we will be adding the bitter memory along with this embarrassing system and

3
00:00:13,230 --> 00:00:18,210
that allow us to understand the usage of the memory we worked so to individually.

4
00:00:18,210 --> 00:00:22,040
Except that might be we know that we need to mandatorily include three people.

5
00:00:22,060 --> 00:00:30,000
That is, it makes zero then a appeal fabric clock and the reset rate to this you could do by just going

6
00:00:30,000 --> 00:00:31,020
into a general tap.

7
00:00:32,500 --> 00:00:38,740
OK, in the peaceful configuration, you have a gender gap where you find an option to enable a clock

8
00:00:38,800 --> 00:00:39,190
reset.

9
00:00:39,520 --> 00:00:46,240
Then in the CMW, find an option to enable any mix zip zero and then you have a clock configuration.

10
00:00:46,520 --> 00:00:49,150
OK, Bay, you have a BlackBerry clock there.

11
00:00:49,150 --> 00:00:50,860
You could enable F2, right?

12
00:00:50,860 --> 00:00:53,980
So we'll be choosing the frequency to be 50 megabytes, right?

13
00:00:53,980 --> 00:01:00,940
So once this is done now, we are ready to add RAM controller to will just go ahead and search for weeks.

14
00:01:00,940 --> 00:01:02,980
I be RAM controller, right?

15
00:01:03,310 --> 00:01:06,700
So this allows us to interface a brand with the zinc processing system.

16
00:01:06,700 --> 00:01:13,240
So we'll just be adding this IP into our block to site and then we will be performing a connection automation

17
00:01:13,270 --> 00:01:13,540
rate.

18
00:01:14,110 --> 00:01:14,770
So this will.

19
00:01:15,960 --> 00:01:22,050
Automatically interviews are, but I'm going to look to a zinc processing system utilizing leaks, a

20
00:01:22,050 --> 00:01:26,150
smart connect, and it will also add a bit of memory to RSA.

21
00:01:26,310 --> 00:01:31,280
Right now, you could observe that we have only two ports which are present in their design that is

22
00:01:31,350 --> 00:01:35,520
DDR and fixed, and these are all really connected to their respective hardware.

23
00:01:35,730 --> 00:01:35,910
Right?

24
00:01:36,180 --> 00:01:38,550
We can just proceed to validate our design.

25
00:01:39,360 --> 00:01:45,870
Now, once validation is successful, we could proceed and generate and report right to, once you can,

26
00:01:46,170 --> 00:01:46,710
a rapper.

27
00:01:46,740 --> 00:01:47,070
Right?

28
00:01:47,100 --> 00:01:52,860
So since all the pool have been already connected to the respective hardware, we can directly proceed

29
00:01:52,860 --> 00:01:54,720
for generation of bits.