1
00:00:00,120 --> 00:00:04,500
In this specific we do what we're going to do is we'll understand the capabilities that we get.

2
00:00:04,680 --> 00:00:05,810
That's right.

3
00:00:06,390 --> 00:00:10,440
So some of the things that we need to frequently do is to create a new project director.

4
00:00:10,680 --> 00:00:11,030
OK?

5
00:00:11,580 --> 00:00:17,520
And then creating a fundamental hardware design great consisting of the processing system, whether

6
00:00:17,520 --> 00:00:20,970
you are to enable and DDR and fixed or anyone, right?

7
00:00:21,000 --> 00:00:26,010
So this are the fundamental step which are required in almost all the projects.

8
00:00:26,010 --> 00:00:31,590
So instead of following an entire process again and again from the beginning, do you still console

9
00:00:31,590 --> 00:00:36,090
could really help us to automate an entire process for this entire redo?

10
00:00:36,420 --> 00:00:42,750
We will be utilizing LLEVADO and the series of commands that you get on a these'll console as we follow

11
00:00:43,080 --> 00:00:45,750
the process that we discuss in the beginning, right?

12
00:00:46,080 --> 00:00:48,990
Will also be creating one text file.

13
00:00:49,020 --> 00:00:52,340
We will be adding all the commands.

14
00:00:52,350 --> 00:00:58,350
So next time when we want to create a fundamental design, we do not need to follow an entire step or

15
00:00:58,740 --> 00:01:00,810
DCL will do it for us.

16
00:01:01,110 --> 00:01:01,970
So let me just go.

17
00:01:02,100 --> 00:01:05,670
The first step is to start creating a new project right here.

18
00:01:05,700 --> 00:01:10,650
We will choose the same project name that's created by default, and then the project location will

19
00:01:10,650 --> 00:01:11,730
also be keeping steam.

20
00:01:12,420 --> 00:01:13,170
Click next.

21
00:01:13,290 --> 00:01:19,480
We will be selecting an ideal project will not be adding any sort, since we will be predominantly generating

22
00:01:19,480 --> 00:01:21,560
the source from our block design.

23
00:01:21,570 --> 00:01:23,460
Right click next.

24
00:01:23,640 --> 00:01:28,440
The device that will be utilizing is the sync, said seven.

25
00:01:29,010 --> 00:01:31,800
When see right next and finished.

26
00:01:31,800 --> 00:01:35,370
So this is the first process which will be common in almost all the project.

27
00:01:36,090 --> 00:01:36,450
OK.

28
00:01:36,690 --> 00:01:42,240
Now, when you go to a DCL console, you could see the seeds of commands which are been printed over

29
00:01:42,240 --> 00:01:42,750
here, right?

30
00:01:42,750 --> 00:01:49,320
So the commands which are highlighted in a blue color are the official command, which is used to follow

31
00:01:49,320 --> 00:01:51,990
an entire process that we completed.

32
00:01:53,030 --> 00:01:53,600
Till now.

33
00:01:53,780 --> 00:01:54,500
OK.

34
00:01:55,490 --> 00:02:01,430
Bill Black indicate the long Zukiswa as we execute the command, whether the successful or not.

35
00:02:01,790 --> 00:02:05,720
So if they are successful, they'll be getting an info else will be getting at it all.

36
00:02:05,870 --> 00:02:12,070
So here you could see the steps that we follow are successful and hence we are getting an input or.

37
00:02:12,320 --> 00:02:12,620
Right.

38
00:02:12,980 --> 00:02:18,800
So something that we are interested in is the command that are written in a blue collar, right?

39
00:02:18,800 --> 00:02:20,660
So we'll just be copying this to things.

40
00:02:21,050 --> 00:02:28,340
So first step, which basically create the project, selecting a correct device on which we'll be working

41
00:02:28,910 --> 00:02:30,590
and the directory project.

42
00:02:31,130 --> 00:02:36,350
So the entire thing will be a tube with this dusty right.

43
00:02:36,350 --> 00:02:38,780
So you could clearly see the project names project.

44
00:02:38,780 --> 00:02:43,460
And so next day and then you create a project, you just need to replace this 10 with 11.

45
00:02:43,730 --> 00:02:48,140
So this will create a new project and you also need to replace this Dan with 11.

46
00:02:48,140 --> 00:02:53,240
Okay, so this will create a new project director where you'll be finding all the files related to our

47
00:02:53,240 --> 00:02:53,670
project.

48
00:02:53,690 --> 00:02:53,910
Great.

49
00:02:54,320 --> 00:03:00,680
We also selected the correct device on which will be working OK, which is basically a table said seven

50
00:03:00,680 --> 00:03:01,220
one zero.

51
00:03:01,230 --> 00:03:02,210
So this is step one.

52
00:03:02,690 --> 00:03:05,390
The next step is to create a block design, right?

53
00:03:05,390 --> 00:03:09,200
So we'll go away and click on Create Block to St will hit OK.

54
00:03:10,470 --> 00:03:18,030
Now we could see that this we have this two statements which are great, so create love to say this

55
00:03:18,030 --> 00:03:22,570
is the first statement I decided, and the next one is of decompile order.

56
00:03:22,600 --> 00:03:24,570
So we'll just be copying it, right?

57
00:03:25,140 --> 00:03:29,660
These are the two things that are required to create a bloc to say right.

58
00:03:29,880 --> 00:03:35,400
We do not need to change anything because in the new project, also we could name or design when attacked

59
00:03:35,400 --> 00:03:38,210
like this great will proceed further.

60
00:03:38,220 --> 00:03:41,920
We proceed with the addition of the Teen Crossing system.

61
00:03:41,940 --> 00:03:43,860
This is the third step that we follow.

62
00:03:44,080 --> 00:03:44,370
OK.

63
00:03:44,640 --> 00:03:47,610
And then we will be performing a block or permission.

64
00:03:47,610 --> 00:03:52,470
So let me just go ahead and stick to the default options and click OK.

65
00:03:53,250 --> 00:03:56,170
So this will add set up of benefits.

66
00:03:56,230 --> 00:04:02,280
OK, so the fundamental block design will consist of DDA, OK and fixed.

67
00:04:02,280 --> 00:04:05,010
I will include you out, and that is the only thing that we require.

68
00:04:05,280 --> 00:04:07,740
So that's a debate that if we could just disable, right?

69
00:04:08,280 --> 00:04:13,290
So with this additional funding pricing system, we could see we start with the group.

70
00:04:13,290 --> 00:04:20,250
Then we have added the same pricing system set, OK, and then we added a block of permission.

71
00:04:20,250 --> 00:04:22,910
So these are the full statement which are newly added.

72
00:04:22,920 --> 00:04:25,870
So we'll just copy them and we'll agree to with you.

73
00:04:25,890 --> 00:04:31,910
So this will add zing pricing system set and then it will also perform a block output.

74
00:04:32,170 --> 00:04:36,000
Right now, we could collectively disable the pool that we do not want.

75
00:04:36,030 --> 00:04:36,450
OK.

76
00:04:36,620 --> 00:04:40,410
Let me just double click on doing pricing system to reconfigure an IP.

77
00:04:40,830 --> 00:04:41,190
OK.

78
00:04:41,370 --> 00:04:43,440
We go to a special configuration.

79
00:04:43,450 --> 00:04:48,300
We do not require to have the presence of my steady x AGP zero interface.

80
00:04:48,660 --> 00:04:50,160
Look for a fundamental design.

81
00:04:50,160 --> 00:04:57,110
If you really want to interface any sleek 8b, then we could reconfigure an IP and enable this right.

82
00:04:57,540 --> 00:05:00,360
This is the first thing that we'll be doing, then an agenda.

83
00:05:00,420 --> 00:05:02,520
We will be disabling the reset, right?

84
00:05:03,030 --> 00:05:09,190
If you required to have a reset for your logic spell IP, you could just enable it from here, right?

85
00:05:09,210 --> 00:05:12,220
If you go to peripherals, you we will be sticking to only a.

86
00:05:13,050 --> 00:05:14,020
So rest all.

87
00:05:14,880 --> 00:05:16,800
We will be simply disabling, right?

88
00:05:17,520 --> 00:05:20,280
And we'll also be disabling this GPIO, am I?

89
00:05:20,850 --> 00:05:21,910
So we only have you.

90
00:05:21,910 --> 00:05:22,530
What enable?

91
00:05:23,100 --> 00:05:29,810
OK, the next one is a clock configuration will to build public clock and disable the clock, right?

92
00:05:29,820 --> 00:05:35,070
So if you're required to supply the clock or appear like this, you could just enable it in chips by

93
00:05:35,070 --> 00:05:35,430
default.

94
00:05:35,430 --> 00:05:39,150
Disable Leader V require to specify the default setting.

95
00:05:39,300 --> 00:05:44,140
Just hit OK and see that you are left with DDR and fixed right.

96
00:05:44,200 --> 00:05:46,710
So we'll just hit regenerate Leo.

97
00:05:46,740 --> 00:05:52,860
Right now, we need to copy the statement that have been created with this modification, right?

98
00:05:52,860 --> 00:05:57,420
So we already copy they'll apply block design automation.

99
00:05:57,780 --> 00:06:00,900
You just be copying this to newly added secret.

100
00:06:01,850 --> 00:06:04,960
And will be adding it to the look back great.

101
00:06:05,960 --> 00:06:08,480
The last one is so great.

102
00:06:09,420 --> 00:06:13,440
Now we could also validate design in the fundamental design step.

103
00:06:13,920 --> 00:06:18,840
But usually you will be modifying this block to say, OK, so there will be a multiple data centers

104
00:06:18,840 --> 00:06:19,530
which are added.

105
00:06:19,830 --> 00:06:24,660
So we need to again perform a validation of design so it will not be adding a validated design over

106
00:06:24,660 --> 00:06:24,930
here.

107
00:06:25,140 --> 00:06:29,020
If you wish, you could actually click on validation of design.

108
00:06:29,100 --> 00:06:37,380
OK, and you could just add this statement in the text files.

109
00:06:37,600 --> 00:06:37,890
Right?

110
00:06:38,220 --> 00:06:43,040
So this is a series of statements that will allow us to create a new project directly.

111
00:06:43,470 --> 00:06:49,800
OK, then it will also allow us to create a fundamental block design where we could start building up

112
00:06:50,070 --> 00:06:52,290
our complex system by adding a periphery.

113
00:06:52,330 --> 00:06:58,620
Right now, it is not recommended that you create an exterior applet and the statement that I've been

114
00:06:59,520 --> 00:07:05,760
created for this, you add them into the text file because what would happen is we will be modifying

115
00:07:05,760 --> 00:07:08,760
this fundamental design right and then will be generating it.

116
00:07:09,010 --> 00:07:12,330
So only dualistic everything seems to be fine.

117
00:07:12,370 --> 00:07:13,980
Right now, what are we going to do?

118
00:07:13,980 --> 00:07:17,460
Is know we will just be closing our project so.

119
00:07:18,790 --> 00:07:24,460
We'll be saving our project and then we'll will take on close project right now, the series of treatment

120
00:07:24,460 --> 00:07:26,230
that violating the tax fight.

121
00:07:26,260 --> 00:07:32,470
We'll just try to add them all here and observe better, be able to bring a different Democrat to say

122
00:07:32,480 --> 00:07:36,280
right, and then you'll understand the capabilities that we get the discount rate.

123
00:07:36,580 --> 00:07:43,360
So only modification that we need to do is we need to change this to 11 and this one also to 11 greater

124
00:07:43,360 --> 00:07:45,580
with each new project, you need to implement them.

125
00:07:46,540 --> 00:07:50,800
And then rest of the thing could be as it is, so let it just copy all the state me.

126
00:07:51,280 --> 00:07:53,050
Go ahead to where you are here.

127
00:07:53,050 --> 00:07:54,520
You would add that he still command.

128
00:07:54,530 --> 00:07:58,210
So just peace to all the command, OK and hit enter, right?

129
00:07:58,210 --> 00:08:04,930
So with one go, you could now see that we do not need to do anything with this simple.

130
00:08:05,930 --> 00:08:12,980
Modification, you able to create the zinc processing system, and along with this, it will also validate

131
00:08:13,040 --> 00:08:13,670
our design.

132
00:08:13,730 --> 00:08:18,800
Right now, you could see you do not have to spend much of the time in creating a project directory

133
00:08:18,800 --> 00:08:22,910
is creating a new project, reconfiguring, getting processing system.

134
00:08:22,910 --> 00:08:24,900
The DCL command will do it for us.

135
00:08:25,190 --> 00:08:30,500
I know we could start working at our own with a very, very large application that we are targeting.

136
00:08:30,740 --> 00:08:31,400
This makes sense.

137
00:08:31,400 --> 00:08:38,580
So this is no New Zealand Hercules and entire process of creating a project again adding the pandemic

138
00:08:38,580 --> 00:08:39,170
to block design.
